

Article

Numerical Optimization of a Fully Cross-Coupled Rectifier Circuit for Wireless Passive Ultra Low Power Sensor Nodes

Dominik Mair *^{*}[,](https://orcid.org/0000-0001-8165-6009) Manuel Fe[r](https://orcid.org/0000-0002-9411-5460)dik [®], Christof Happ, Michael Renzler[®] and Thomas Ussmueller [®]

Microelectronics and Implantable Systems Group, Department of Mechatronics, University of Innsbruck, 6020 Innsbruck, Austria; manuel.ferdik@uibk.ac.at (M.F.); happchristof@gmail.com (C.H.); michael.renzler@uibk.ac.at (M.R.); thomas.ussmueller@uibk.ac.at (T.U.)

***** Correspondence: dominik.mair@uibk.ac.at

Received: 9 September 2019; Accepted: 15 October 2019; Published: 18 October 2019

Abstract: In the context of the Internet of Things, billions of devices—especially sensors—will be linked together in the next few years. A core component of wireless passive sensor nodes is the rectifier, which has to provide the circuit with sufficient operating voltage. In these devices, the rectifier has to be as energy efficient as possible in order to guarantee an optimal operation. Therefore, a numerical optimization scheme is proposed in this paper, which is able to find a unique optimal solution for an integrated Complementary Metal-Oxide-Semiconductor (CMOS) rectifier circuit with Self-Vth-Cancellation (SVC). An exploration of the parameter space is carried out in order to generate a meaningful target function for enhancing the rectified power for a fixed communication distance. In this paper, a mean conversion efficiency is introduced, which is a more valid target function for optimization than the Voltage Conversion Efficiency (VCE) and the commonly used Power Conversion Efficiency (PCE) and is defined as the arithmetic mean between PCE and VCE. Various trade-offs between output voltage, PCE, VCE and MCE are shown, which provide valuable information for low power rectifier designs. With the proposed method, a rectifier in a low power 55 nm process from Globalfoundries (GF55LPe) is optimized and simulated at −30 dBm input power. A mean PCE of 63.33 % and a mean VCE of 63.40 % is achieved.

Keywords: wireless sensors; rectifier; power conversion efficiency; voltage conversion efficiency; impedance matching; internet of things; radio frequency identification; circuit optimization; conjugate gradient; low-power electronics; wireless power transmission

1. Introduction

In the context of the Internet of Things (IoT), the number of connected nodes in future scenarios is estimated to be 20, 40 or even 50 billion devices [\[1–](#page-12-0)[4\]](#page-13-0). A large number of these will be sensors, which can be used for gathering information and thus make our environment "intelligent". This information can also be used for making decisions and controlling actuators. To reduce the effort for installation, wireless sensor nodes will be the method of choice. However, this approach raises the problem of power supply. To reduce the environmental impact of batteries, passive wireless communication systems such as Ultra-High-Frequency (UHF) Radio-Frequency Identification (RFID) are attracting more and more attention [5-[9\]](#page-13-2).

The energy for passive sensor nodes has to be harvested from the environment. In systems based on backscattering—such as UHF RFID—the energy for the transponder is taken from an electromagnetic wave, which is provided by a reader. To provide the system with energy, the incident wave has to be rectified after being received by an antenna. To create a sufficient supply voltage from

the incident wave, the rectifier has to work as efficiently as possible. The exact design of the rectifier depends on the employed circuitry, used antenna and targeted communication distance.

According to the Friis transmission equation, the available energy decreases quadratically with the distance between the reader and the transponder. Thus, the rectifier's performance is of utmost importance and can be described using Power Conversion Efficiency (PCE) and Voltage Conversion Efficiency (VCE). These two parameters describe the amount of power and voltage, respectively, which is available at the output of a rectifier for a given input signal, where VCE is defined per stage. Typically, only PCE is considered as a parameter for optimization. However, this leads to several problems for the automated optimization of multistage rectifiers, as is described in the following paragraphs. If VCE is low, more stages are needed to achieve the desired output voltage *V*out. This leads to increased diode losses in the rectifier, which in turn leads to a drop in the PCE [\[10\]](#page-13-3). This means that, when only PCE is optimized, the input voltage increases, to counter the eventual losses. However, an increasing input voltage lowers the modulation depth, due to the RF-limiter, which then limits the input voltage to protect the subsequent circuitry. Thus, both PCE and VCE should be used for optimizing a rectifier.

However, maximizing both parameters simultaneously is not possible, because there are mutual dependencies among PCE, VCE, input impedance and input voltage. A changed input impedance leads to a changed input voltage, which in turn affects the PCE and VCE. When optimizing the efficiency, the geometric and electrical quantities of the rectifier circuit must be changed again, influences the impedance matching. Thus, the rectifier can only be optimized to a limited extent manually for integrated circuits. However, most publications concerning rectifier design do not mention specifics on how the rectifier itself is optimized. Additionally, most publications do not mention a high VCE as a design goal [\[10](#page-13-3)[–19\]](#page-13-4). We show that using only PCE or VCE is not feasible for an automated design process. Thus, this paper presents an automated optimization process and introduces a new parameter called Mean Conversion Efficiency (MCE), defined as the arithmetic mean of PCE and VCE.

The presented procedure is performed on a 55 nm process and implemented using the simulation tool "Cadence". An integrated circuit design optimization problem is solved by using a derived target function and a suitable optimization method for a multistage fully cross-coupled rectifier, consisting of four transistors and two additional input capacitances per stage. Finally, an optimized circuit is analyzed regarding process and temperature variations by using corner- and Monte Carlo-simulations for an input power of −30 dBm.

2. Rectifier Topology

Typical rectifier circuits employ conventional diodes in order to rectify an input voltage. The diode's main parameters such as on-resistance and reverse leakage current limit the maximum PCE and VCE. Thus, diodes with a small turn-on voltage such as Schottky diodes are favored, especially for ultra low power devices. However, in the context of integrated circuits, these require costly fabrication processing and are highly dependent on temperature. This is why in most applications diode-connected Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) are used. The effective turn-on voltage of these circuits is approximately the threshold voltage of the used MOSFETs. One method for an increased efficiency is to decrease the threshold voltage V_{th} by gate biasing techniques [\[20–](#page-13-5)[24\]](#page-14-0). In the following, various gate biasing techniques are presented and a suitable rectifier topology is derived [\[20](#page-13-5)[,25\]](#page-14-1).

2.1. Gate Biasing

A standard diode-connected MOSFET features a connection between gate and drain. Instead of a simple connection, gate biasing applies a bias voltage V_B between these terminals. The main gate biased transdiode configurations are depicted in Figure [1.](#page-2-0) Due to the chosen current and voltage directions, as indicated by the arrows in Figure [1,](#page-2-0) all following statements are valid for the depicted configurations. The gate voltage drop V_G can be calculated using:

Figure 1. Diode connected NMOS (**A**,**B**) and PMOS (**C**,**D**) for different current directions. The voltage *V_G* is biased by the voltage *V*_B. The depicted diodes indicate the equivalent diode operation of the MOSFET circuits.

The effective turn-on voltage V_{TO} is defined as the value of V_{D} at which conduction of the diode-connected MOSFET starts to take place. It can be calculated using Equation [\(1\)](#page-2-1) and setting $V_G = V_{th}$:

$$
V_{TO} = V_{th} - V_B \tag{2}
$$

From this equation, it can be seen that, for $V_B = 0$, V_{TO} is equal to V_{th} , which is the turn-on voltage of a non-biased transistor. If a positive voltage $V_B > 0$ is applied, V_{TO} decreases according to Equation [\(2\)](#page-2-2). There are two techniques employing this fact for gate biasing [\[20\]](#page-13-5):

• Static Gate Biasing: If *V^B* is equal to *Vth*, the effective turn-on voltage can be decreased down to zero. Although $V_{TO} = 0$ is possible, problems arise for negative values of V_D . In Figure [2,](#page-2-3) it can be seen that, for $V_D < 0$ and $V_G = V_{th}$, reverse currents appear, which lead to losses and are therefore not suitable for low-power devices .

Figure 2. I-V curves of diode-connected MOSFETs (as shown in Figure [1\)](#page-2-0) with different bias voltages.

• Dynamic Gate Biasing: To limit reverse currents, dynamic gate biasing varies *V^B* with respect to *V*_D. If *V*_D is negative, *V*_B should be low to avoid reverse currents and, if *V*_D is positive, *V*_B should be high in order to minimize the threshold voltage. Figure [2](#page-2-3) shows the results of dynamic gate biasing for different values of *VB*.

There are several techniques in order to generate the needed bias voltage for rectifier circuits:

- External-Vth-Cancellation (EVC): Techniques using an external voltage for the gate biasing are called EVC. For passive nodes, an external power supply is not available and thus this technique cannot be used [\[26\]](#page-14-2).
- Internal-Vth-Cancellation (IVC): IVC generates the biasing voltages using additional circuitry powered by the rectifier. However, similar to EVC, IVC requires additional hardware, which in turn leads to an increased power consumption. This makes this technique not feasible for low power applications [\[21\]](#page-13-6).
- Self-Vth-Cancellation (SVC): Vth-Cancellation circuits using their self-generated voltages for biasing without additional hardware are called SVC circuits [\[20\]](#page-13-5).

Based on the characteristics mentioned above, dynamic Self-Vth-Cancellation is the preferred method for efficient rectifiers. A widely used topology is the fully cross-coupled rectifier, which is therefore used for the proposed optimization procedure [\[25,](#page-14-1)[27\]](#page-14-3). The topology of a fully cross-coupled rectifier is depicted in Figure [3.](#page-3-0)

Figure 3. Fully cross-coupled rectifier circuit with diodes (**A**) and MOSFET configuration containing the design parameters (**B**). The gate biasing voltages are generated by the cross-coupled stages (D1–D2 and D3–D4). V_{RF1} and V_{RF2} are balanced input signals. The voltages V_X and V_Y are formed using the input capacitances C_1 , C_2 and the diode-connected MOSFETs D_1 and D_4 (Figure [1B](#page-2-0)) as well as D_2 and D_3 (Figure [1D](#page-2-0)).

2.2. Fully Cross-Coupled Rectifier

2.2.1. Basic Operation

If $V_{\text{RF1}} - V_{\text{SS}}$ is negative, the diode D1 is forward biased and capacitance C1 is charged. If *V*RF1 − *V*SS is positive, the diode D1 is reverse biased and the voltage stored on C1 adds up to the input voltage V_{RF1} , resulting in V_x . The same principle applies to V_{RF2} , C2 and D4, resulting in V_y . Further rectification with D2 and C_{out} as well as D3 and C_{out} results in a DC output voltage equal to $V_{\text{DD}} - V_{\text{SS}}$.

2.2.2. Biasing

The proposed topology uses dynamic gate biasing as described in Section [2.1.](#page-1-0) If V_x is negative, diode D1 is in forward biasing condition and *V*^y is positive. Thus, *V*^y can be used as a biasing voltage *V*^B (Figure [1A](#page-2-0)) for D1 and, therefore, the effective turn-on voltage is decreased, as explained in Section [2.1.](#page-1-0) However, if V_x is positive, V_y is negative, resulting in a decreasing biasing voltage V_B for D1 and low reverse currents. The same statements apply for diode D4. The bias voltage V_B is equal to V_x and forward bias condition is dependent on V_y .

2.3. Design Considerations

For the rectifier design several mutually dependent parameters have to be considered, which renders an analytical approach impossible. The design parameters change the input impedance, thus the matching network or antenna structure has to be adjusted after a parameter adaption. This results in a different input voltage and therefore a change in conversion efficiency. These mutually dependent parameters are explained in the following.

The MOSFETs $D_1 - D_4$ shown in Figure [3](#page-3-0) can be adjusted by the design parameters width (*W*) and length (*L*), which have been chosen to be same for all transistors. The values of the capacitors C_1 and C_2 are determined by the capacitance edge length (L_{Cap}) .

Because the voltages V_x and V_y are used for biasing, the effectiveness of this rectifier topology depends strongly on the input voltage. Assuming perfect conjugate matching, the Friis transmission equation [\[28\]](#page-14-4)

$$
P_{\rm r} = P_{\rm t} D_{\rm t} \eta_{\rm t} D_{\rm r} \eta_{\rm r} \underbrace{\left(\frac{\lambda}{4 \pi d}\right)^2}_{1/D_{\rm f}}
$$
(3)

can be used to calculate the transponder voltage ($V_{\text{Tag}} = V_{RF1} - V_{RF2}$) amplitude

$$
\hat{V}_{\text{Tag}} = \underbrace{\sqrt{2} \left(\frac{\lambda}{4 \pi d} \right)}_{\frac{\sqrt{2}}{\sqrt{p_f}}} \underbrace{\sqrt{D_t \eta_t D_r \eta_r}}_{\text{Antenna}} \underbrace{\sqrt{\frac{(R^2 + X^2)}{R}}}_{\text{Impedance}} \underbrace{\sqrt{P_t}}_{\text{Power}}
$$

This amplitude depends on its input impedance $(R + j X)$, the free-space path loss D_f , the antenna directivity and efficiency of transmitting (D_t, η_t) and receiving antenna (D_r, η_r) as well as the transmission power (P_t) of the reader. The analytical calculation of the rectifier's input impedance is not feasible, thus simulations have to be carried out [\[29–](#page-14-5)[31\]](#page-14-6).

3. Concept

The discussed mutual dependencies of the involved parameters, as well as the infeasibility of analytical calculations, lead to the fact that an iterative optimization process is the method of choice. This section describes the proposed optimization procedure, depicted in Figure [4,](#page-5-0) step-by-step.

3.1. Test Bench

The core element of the circuit analysis is the simulation of the rectifier. The required test bench is depicted in Figure [5.](#page-5-1) The antenna is modeled by a power source with inner resistance R_M and a serial inductive element with reactance X_M , which makes conjugate matching possible. The output power is determined by the Friis transmission equation (Equation [\(3\)](#page-4-0)) at a certain distance. The rectifier itself—labeled as a Device Under Test (DUT)—is connected to the antenna via an ideal balun and to the load. The balun is used to generate the required balanced input signals from an unbalanced signal. The value of the load resistance R_L is calculated using

$$
R_{\rm L} = \frac{V_{\rm out}^2}{P_{\rm r} \cdot \alpha} \tag{4}
$$

Figure 4. Proposed optimization scheme depicting the different steps. To create the simulation the dependencies of PCE and VCE have to be considered, because the conversion efficiencies strongly depend on the amplitude of the input voltage.

Figure 5. Test bench used for the optimization. The balanced input signals V_{RF1} and V_{RF2} are generated by an antenna-equivalent power source with the resistance R_M and reactance X_M combined with a balun. The rectifier is pictured as a Device Under Test (DUT) .

With the specified rectified output voltage *V*out and the available input power *P*^r calculated from Equation [\(3\)](#page-4-0), the load resistance is defined. The load scaling factor α is in the range [0, 1] and determines how much power is tapped from the rectifier. The produced output voltage is the difference of the node voltages *V*_{DD} and *V*_{SS}.

3.2. Impedance Matching

To avoid any influence of the matching quality on the results of the simulation, an impedance matching has to be performed in every iteration after the parameters width, length, capacitance edge length or load factor are changed. First, it is verified if matching applies by simulating the power that is available at the DUT and compares it to the input power that should be available (P_r) . If less than 99% is accessible, the input impedance of the rectifier is simulated and the impedance of the antenna is chosen to be the rectifier's conjugate. With better matching, a higher input power is achieved and therefore the impedance changes. Thus, another simulation has to be carried out. This process is continued iteratively until matching applies. If more than 99% of the input power are available at the DUT, the impedance of the rectifier is handed onto the next step.

3.3. Simulation

The main simulation is started with the impedance values obtained by the previous described matching. The simulation carries out a transient analysis followed by a Fourier transformation. The output of this are the voltage, current and power values of the test bench. Using these values, PCE and the VCE value per stage can be calculated.

3.4. Decision Procedure

PCE and the VCE are combined into a target function, which is optimized by a discrete optimization technique. If there is no improvement of the target within 10 runs, the target function is satisfied. With better PCE and VCE values, the load scaling factor has to be adjusted in order to guarantee maximum efficiency. This is done by sweeping α in the range of [0,1] and searching for the optimal value *α*opt target function is at a maximum, as depicted in Figure [6.](#page-6-0) If *α* changes, the simulation procedure starts all over with the impedance matching, otherwise the achieved output voltage *V*out has to be analyzed. If the required value has not been reached, another stage is added, as described in Figure [7,](#page-7-0) and the optimization starts all over. However, if *V*out is reached, an optimal rectifier design has been achieved.

Figure 6. Sweep of the load scaling factor *α* to obtain the load, at which the target function is at a maximum.

Figure 7. Multistage rectifier stacking scheme. The RF input voltages of every stage are connected together. To achieve higher output voltages, V_{DD} and the pin of the next stage V_{SS} are connected. The multistage rectifier with N stages is labeled as a Device Under Test (DUT).

4. Results

The effectiveness of a rectifier circuit is mainly characterized by the PCE and the VCE per stage. However, no publication takes both parameters into account. Thus, in this section, we show that VCE is indispensable for automatic rectifier design and we propose that the target function has to include both values to achieve a highly efficient design. In addition, an exemplary optimization process is carried out by employing the proposed procedure using the target function derived in this section. Furthermore, we investigate process, mismatch and temperature variations of the optimized rectifier.

4.1. Investigation of the Parameter Space

To derive a useful target, an exemplary investigation of the parameter space has to be carried out. The parameters width (*W*), length (*L*) and capacitance edge length (*L*_{Cap}) are swept for the rectifier circuit. PCE and VCE values are observed. The parameter ranges are determined by the employed manufacturing process and the desired output characteristics of the rectifier and can be seen in Table [1.](#page-7-1) The system is simulated using the variables shown in Table [2.](#page-7-2)

Table 1. Range of design parameters used for the exploration of the parameter space. For four capacitance edge length values, the width and length of a MOSFET are varied for the rectifier depicted in Figure [3.](#page-3-0)

Parameter	Lower Limit	Upper Limit
Width	$150 \,\mathrm{nm}$	$11.9 \,\mathrm{\upmu m}$
Length	$60 \,\mathrm{nm}$	$1 \,\mathrm{µm}$
Capacitance Edge Length	$3 \mu m$	$16.5 \,\mathrm{\upmu m}$

Table 2. Variables used for the exploration of the parameter space. The input power *P*r is calculated using Equation [\(3\)](#page-4-0) with an antenna gain of 2.15 dBi and a transmitting power P_t of 2 W .

In Figure [8,](#page-8-0) the results of the simulation for PCE are plotted as a function of width, length and capacitance edge length. The maximum achievable PCE is indicated by a red mark for a specific capacitance. The red line shows the optimal path towards the global maximum value, which is indicated by a blue circle. Figure [9](#page-8-1) shows the maximum achievable PCE, extracted from Figure [8,](#page-8-0) as a function of the capacitance edge length. Intermediate points are approximated with least square approximation using third-order polynomials.

Figure 8. PCE with respect to the parameters width, length and capacitance edge length.

Figure 9. Maximum achievable PCE values for a fixed capacitance and VCE values occurring at the points of maximum PCE. Additionally, the input voltage Vin in dependence of PCE is shown.

The VCE values occurring at the points of maximum PCE are shown in Figure [8.](#page-8-0) It can be seen that, if only the PCE value is used as an optimization target, VCE decreases. A small VCE value results either in low output voltages, which leads to a higher number of rectifier stages and consequently more diode losses, or in very high input voltages, which is undesirable, as described in the Introduction. Furthermore, depending on the specific process on which the rectifier is manufactured, the input voltage must not exceed a certain value, otherwise the integrated circuit is at risk of being destroyed. In the presented case, the maximum input voltage of the manufactured rectifier is limited to 1.7 V. In typical UHF RFID interfaces, limiting circuits are used to protect the transponder. However, limiters cut of the voltage with a shunt transistor. Thus, the modulation depth of the input RF signal decreases. Another problem is the shunt itself, as it limits the voltage by dissipating the current, thus limiting the maximum output power. Therefore, the PCE alone is not a feasible optimization target.

The same analysis can be applied to VCE. In Figure [10,](#page-9-0) the maximum achievable VCE values per rectifier stage for a fixed capacitance and the PCE values occurring at the points of maximum VCE are shown. If only VCE is used for optimization, the PCE value is reduced. However, for low input powers, the PCE has to be as high as possible. In addition, if the VCE value were used for optimization, the derivation of the optimal load scaling factor *α* would result in an open load ($\alpha_{\text{opt}} = 0$). Thus, VCE on its own is also not appropriate as an optimization target.

Figure 10. Maximum achievable VCE values per rectifier stage for a fixed capacitance and PCE values occurring at the points of maximum VCE.

Based on the presented analysis, it can be seen that PCE and VCE both have to be high in order to guarantee a satisfying rectifier performance. Unfortunately, as shown in Figures [9](#page-8-1) and [10,](#page-9-0) maximum PCE and maximum VCE are not achievable at the same time. Therefore, the arithmetic mean value MCE of PCE and VCE is introduced and investigated as a target function for automatic rectifier optimization.

$$
MCE = \frac{PCE + VCE}{2} \tag{5}
$$

The maximum MCE values for a fixed capacitance are depicted in Figure [11.](#page-9-1) At the maximum value of MCE, satisfying PCE and VCE values are attained. Furthermore, it can be seen that the optimization goal is a maximization of a concave target function. This is known as a convex optimization problem, where a local maximum corresponds to the global maximum. Local optimization algorithms are therefore the method of choice. A very efficient technique used is the conjugate gradient method, which is widely used and also provided by most integrated circuit simulation tools such as Cadence. Therefore, the proposed optimization scheme is depicted in Figure [4](#page-5-0) with MCE as a target function and conjugate gradient as the discrete optimization technique.

Figure 11. Maximum achievable MCE values per rectifier stage for a fixed capacitance and VCE and PCE values occurring at the points of maximum MCE.

4.2. Optimization Results

An optimization of a multistage rectifier is carried out. The defined specifications for the rectifier are seen in Table [2.](#page-7-2) The procedure optimizes wireless power transmission for a minimum input power of −30 dBm. According to Friis' equation and by using half wavelength dipoles as receiving and transmitting antenna, this input power corresponds to a maximum transmission distance of 64 m. The minimum output voltage is specified to be 1 V. For the optimization, the typical corner (TT) at a temperature of 27 C is used.

The optimization produces a rectifier with three stages that are stacked according to Figure [7.](#page-7-0) The value of *α*opt was evaluated to be 0.5, which is equivalent to a load resistance *R*^L of 2 MΩ. The output voltage is 1.18 V and MCE is 67.90 % (PCE = 69.6 %, VCE = 66.2 %). The results of the optimized design parameters are shown in Table [3.](#page-10-0)

The optimized circuit's initial transient response for various load resistances *R*^L is depicted in Figure [12A](#page-10-1). It can be seen that the steady-state value of the voltage VDC settles more quickly with bigger load resistances and occurs minimum within 4 µs. However, the duration of the settling process also depends largely on the size of the used energy-storage capacitance. For the simulations, it is chosen to be 0.35 pF. In Figure [12B](#page-10-1), the steady-state voltages VDC for different loads can be seen. For loads smaller than 1.5 MΩ, the voltage starts to decrease to such an extent that it falls below the minimum specified output voltage of 1 V.

Figure 12. (**A**) Initial transient responses of the rectified output voltage VDC for different load values R_L are shown. (**B**) The steady-state voltage V_{DC} with respect to the load resistance can be seen.

4.3. Corner and Monte Carlo Simulations

Another issue is the dependency of the optimized rectifier on process and mismatch variations including parasitics extracted from the layout. Thus, corner and Monte Carlo simulations have to be carried out. The layout is derived from the schematic and the optimization results. All parasitic resistances and capacitances are included in the simulation without any threshold values. The test bench used is the same as employed by the optimization explained in Section [3.1](#page-4-1) with an optimal load resistance of 2 MΩ. To consider process variability in circuit design, corner models such as fast–fast (FF), fast–slow (FS), slow–fast (SF), slow–slow (SS) and typical–typical (TT) are used to determine the lower and upper limits of process variation [\[32\]](#page-14-7). These corners and temperature variations in [-40,85] °C are

considered. In Figure [13A](#page-11-0), the results from corner simulations are depicted. Although the parasitics lead to a non-optimal operation of the rectifier, it can be seen that in all corners the output voltage of the three stage rectifier exceeds the specified voltage of 1 V. In addition, the temperature dependence of the rectifier is interesting. In all corners, a lower temperature indicates also a higher efficiency until this trend starts to reverse close to -40 °C.

Corner simulations are useful for designing a circuit with low simulation time, however they have a few disadvantages. On the one hand, mismatch variations are not included. On the other hand, corners include unlikely cases, which can lead to overdesign of a circuit [\[32\]](#page-14-7). To gain additional information, Monte Carlo simulations are carried out. They are constrained to process variations within 3 σ . This means that 99.73% of the process variations should be included for the simulations. In addition, the temperature was shifted between −40 ◦C and 85 ◦C. In Figure [13B](#page-11-0), normalized histogram plots of a Monte Carlo run are depicted. It can be seen that the mean value of the output voltage is equal to 1.12 V with a standard deviation of $\sigma = 35.3$ mV. Therefore, the rectifier exceeds the minimum output voltage of 1 V within process and mismatch variations of 99.73 %. The MCE's mean value is 63.37 % with a *σ* of 2.20 %. Thus, it can be seen that the circuit behaves well within all corners and Monte Carlo simulations.

Figure 13. (**A**) Results of post-layout simulations including process (fast–fast (FF), fast–slow (FS), slow–fast (SF), slow–slow (SS), and typical–typical (TT)) and temperature variations ([−40, 85] ◦C) are depicted. It can be seen that all corners fulfill the minimum specified output voltage of 1 V. (**B**) The results of a post-layout Monte Carlo simulation, including process and mismatch variations in the temperature range of [−40, 85] ◦C can be seen. The mean values of PCE, VCE, MCE and VDC are 63.33 %, 63.40 %, 63.37 % and 1.1247 V, respectively. It can be seen that the rectifier exceeds the minimum specified output voltage of 1 V within 99.73 % of process and mismatch variations.

The achieved efficiencies of the optimized rectifier circuit in the present study exceed those reported in the literature, as depicted in Table [4,](#page-12-1) where *V*out, PCE and VCE are compared to each other. Although high efficiencies are reported for −22.4 dBm [\[13\]](#page-13-7), studies at input powers as low as −30 dBm are rare [\[14\]](#page-13-8). Thus, this work is compared to various measurements [\[10](#page-13-3)[–12\]](#page-13-9) and simulations [\[13](#page-13-7)[–19\]](#page-13-4) at higher input powers.

With the proposed optimization method, comparably high efficiencies are achievable. In addition, the high degree of automation has the potential to result in a significant decrease of development time.

Ref.	Frequency	Node	$P_{\rm r}$	V_{out}	PCE	VCE
$[10]$ (!)	915 MHz	$90 \,\mathrm{nm}$	-18.83 dBm	1.2V	25.0%	$\overline{}$
[11](!)	950 MHz	$300 \,\mathrm{nm}$	-14.0 dBm	1.5V	11.0%	
[12](!)	900 MHz	$40 \,\mathrm{nm}$	-20.1 dBm	1.0V	41.4%	
$[13]$	900 MHz		-22.4 dBm	1.2V	63%	61% [*])
[14]	953 MHz	$180 \,\mathrm{nm}$	-30 dBm	1.0V	20% ^(*)	
$[15]$	915 MHz	$55 \,\mathrm{nm}$	-17 dBm	2.45V	60% ^(*)	
$\lceil 16 \rceil$	866 MHz	Discrete	0 _{dBm}	$4.6 V(*)$	55% ^(*)	
$[17]$	860 MHz-960 MHz	$180 \,\mathrm{nm}$	-10 dBm	1.1V	30%	
[18]	868 MHz	Discrete	-4 dBm	$1.9 V(*)$	54% [*])	
$\lceil 19 \rceil$	570 MHz	$180 \,\mathrm{nm}$	-26 dBm	$0.64 V(*)$	27%	
TW	865 MHz	$55 \,\mathrm{nm}$	-30 dBm	1.12V	63.33%	63.40%

Table 4. Comparison of the results from this work (TW) including parasitics to measurements marked with an exclamation mark (!) and simulations reported in the literature. Values marked with an asterisk (*) are estimates based on figures and tables.

5. Conclusions

In this paper, an optimization scheme is proposed, which is able to find a unique optimal solution for a fully cross-coupled rectifier circuit for wireless ultra-low power sensor nodes, taking various mutual dependencies into account. We show that PCE alone is not feasible as an optimization target for automatic rectifier design, and therefore propose the Mean Conversion Efficiency (MCE). An optimization of a three-stage fully cross-coupled rectifier is shown. The resulting circuit is analyzed regarding process and mismatch variations with post-layout corner and Monte Carlo simulations within temperatures from $-40\degree$ C to 85 °C. A mean PCE of 63.33% at an input power of -30 dBm is achieved, which is superior to other publications.

The demonstrated method works well for fully cross-coupled rectifiers, which is why attempts will be made to adapt and test it for other RF frontend circuits such as demodulators or limiters and other frequency domains and input powers altogether.

Due to the automated nature of the process and its reproducibility, it is possible to compare different technology nodes concerning their performance, thus rendering decision-making benchmarks possible. Additionally, valuable informations for rectifier designers is provided by depicting various mutual dependencies, especially between PCE and VCE.

The presented approach has the potential to reduce development time significantly, while also improving the performance of the developed circuit.

Author Contributions: Conceptualization, D.M.; Investigation, D.M. and C.H.; Methodology, D.M.; Supervision, T.U.; Visualization, D.M. and M.F.; Writing—original draft, D.M.; and Writing—review and editing, M.F., M.R. and T.U.

Funding: This research was funded by Austrian Research Promotion Agency (FFG) within the project "BaKoSens 4.0" (grant number 859218) and partially by the University of Innsbruck

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. Ziegler, S. Considerations on IPv6 scalability for the Internet of Things—Towards an intergalactic Internet. In Proceedings of the Global Internet of Things Summit (GIoTS 2017), Geneva, Switzerland, 6–9 June 2017; Volume 6, pp. 4–7. [\[CrossRef\]](http://dx.doi.org/10.1109/GIOTS.2017.8016238)
- 2. Singh, S. Internet of Things (IoT): Security Challenges, Business Opportunities & Reference Architecture for E-commerce. In Proceedings of the International Conference on Green Computing and Internet of Things (ICGCIoT), Noida, India, 8–10 October 2015; pp. 1577–1581. [\[CrossRef\]](http://dx.doi.org/10.1109/ICGCIoT.2015.7380718)
- 3. Vukobratovic, D.; Jakovetic, D.; Skachek, V.; Bajovic, D.; Sejdinovic, D.; Karabulut Kurt, G.; Hollanti, C.; Fischer, I. CONDENSE: A Reconfigurable Knowledge Acquisition Architecture for Future 5G IoT. *IEEE Access* **2016**, *4*, 3360–3378. [\[CrossRef\]](http://dx.doi.org/10.1109/ACCESS.2016.2585468)
- 4. Liu, M.; Li, D.; Chen, Q.; Zhou, J.; Meng, K.; Zhang, S. Sensor information retrieval from internet of things: Representation and indexing. *IEEE Access* **2018**, *6*, 36509–36521. [\[CrossRef\]](http://dx.doi.org/10.1109/ACCESS.2018.2849865)
- 5. Ferdik, M.; Saxl, G.; Gunjic, D.; Ussmueller, T. Spectral Efficiency Increase for Passive Backscatter Communication Based on Discrete Pulse Shaping. *IEEE Access* **2018**, *6*, 50875–50881. [\[CrossRef\]](http://dx.doi.org/10.1109/ACCESS.2018.2869304)
- 6. Ferdik, M.; Saxl, G.; Jesacher, E.; Ussmueller, T. Remote control system for battery-assisted devices with 16 nW standby consumption. *Sensors* **2019**, *19*, 975. [\[CrossRef\]](http://dx.doi.org/10.3390/s19040975) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/30823603)
- 7. Loreti, P.; Catini, A.; De Luca, M.; Bracciale, L.; Gentile, G.; Di Natale, C. The design of an energy harvesting wireless sensor node for tracking pink iguanas. *Sensors* **2019**, *19*, 985. [\[CrossRef\]](http://dx.doi.org/10.3390/s19050985) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/30813516)
- 8. Magno, M.; Sigrist, L.; Gomez, A.; Cavigelli, L.; Libri, A.; Popovici, E.; Benini, L. SmarTEG: An Autonomous Wireless Sensor Node for High Accuracy Accelerometer-Based Monitoring. *Sensors* **2019**, *19*, 2747. [\[CrossRef\]](http://dx.doi.org/10.3390/s19122747) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/31248091)
- 9. Tian, R.; Wang, L.; Zhou, X.; Xu, H.; Lin, J.; Zhang, L. An integrated energy-efficient wireless sensor node for the microtremor survey method. *Sensors* **2019**, *19*, 544. [\[CrossRef\]](http://dx.doi.org/10.3390/s19030544) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/30696056)
- 10. Papotto, G.; Carrara, F.; Palmisano, G.; Member, S. A 90-nm CMOS Threshold-Compensated RF Energy Harvester. *IEEE J. Solid State Circuits* **2011**, *46*, 1985–1997. [\[CrossRef\]](http://dx.doi.org/10.1109/JSSC.2011.2157010)
- 11. Umeda, T.; Yoshida, H.; Sekine, S.; Fujita, Y.; Suzuki, T.; Otaka, S. A 950-MHz rectifier circuit for sensor network tags with 10-m distance. *IEEE J. Solid State Circuits* **2006**, *41*, 35–41. [\[CrossRef\]](http://dx.doi.org/10.1109/JSSC.2005.858620)
- 12. Zoscher, L.; Herkess, P.; Grosinger, J.; Muehlmann, U.; Amschl, D.; Wolfgang, B. Passive Differential UHF RFID Front-Ends in a 40 nm CMOS Technology. In Proceedings of the 47th European Microwave Conference (EuMC), Nuremberg, Germany, 10–12 October 2017; pp. 105–108.
- 13. Karolak, D.; Taris, T.; Deval, Y.; Begueret, J.B.; Mariano, A. Design comparison of low-power rectifiers dedicated to RF energy harvesting. In Proceedings of the 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012), Seville, Spain, 9–12 December 2012; pp. 524–527. [\[CrossRef\]](http://dx.doi.org/10.1109/ICECS.2012.6463693)
- 14. Vamsi, N.; Kaddi, P.; Dutta, A.; Singh, S.G. A −30 dBm Sensitive Ultra Low Power RF Energy Harvesting Front end with an efficiency of 70.1% at −22 dBm. In Proceedings of the 2015 28th IEEE International System-on-Chip Conference (SOCC), Beijing, China, 8–11 September 2015; pp. 328–332. [\[CrossRef\]](http://dx.doi.org/10.1109/SOCC.2015.7406977)
- 15. Jantarachote, V.; Tontisirin, S.; Akkaraekthalin, P.; Negra, R.; Chalermwisutkul, S. CMOS rectifier design for RFID chip with high sensitivity at low input power to be combined with an ultrasmall antenna. *Int. J. Numer. Model. Electron. Netw. Devices Fields* **2019**, 1–21. [\[CrossRef\]](http://dx.doi.org/10.1002/jnm.2607)
- 16. Pournoori, N.; Ukkonen, L.; Sydanheimo, L.; Bjorninen, T. Charge Storage Level Sensor RFID Tag: Impedance Matching and Experimental Characterisation. In Proceedings of the 13th European Conference on Antennas and Propagation (EuCAP 2019), Krakow, Poland, 31 March–5 April 2019; pp. 1–5.
- 17. Liu, D.; Wang, J.; Sun, X.; Yan, J.; Lin, H. A low input power charge pump for passive UHF RFID applications. In Proceedings of the 12th International Conference on ASIC, Guiyang, China, 25–28 October 2017; pp. 335–338. [\[CrossRef\]](http://dx.doi.org/10.1109/ASICON.2017.8252481)
- 18. Fantuzzi, M.; Masotti, D.; Costanzo, A. Rectenna Array with RF-Uncoupled Closely-spaced Monopoles for Autonomous Localization. In Proceedings of the 2018 48th European Microwave Conference (EuMC 2018), Madrid, Spain, 23–27 September 2018; pp. 765–768. [\[CrossRef\]](http://dx.doi.org/10.23919/EuMC.2018.8541716)
- 19. Cao, Y.; Hui, X.; Kan, E.C. An RF-to-DC Rectifier Based on Tunable Threshold Diodes. *IEEE J. Radio Freq. Identif.* **2019**, *3*, 173–182. [\[CrossRef\]](http://dx.doi.org/10.1109/JRFID.2019.2903923)
- 20. Kotani, K.; Ito, T. Self-Vth-cancellation high-efficiency CMOS rectifier circuit for UHF RFIDs. *IEICE Trans. Electron.* **2009**, *E92-C*, 153–160. [\[CrossRef\]](http://dx.doi.org/10.1587/transele.E92.C.153)
- 21. Chouhan, S.S.; Halonen, K. Internal Vth cancellation scheme for RF to DC rectifiers used in RF energy harvesting. In Proceedings of the 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS 2014), Marseille, France, 7–10 December 2014; Volume 1, pp. 235–238. [\[CrossRef\]](http://dx.doi.org/10.1109/ICECS.2014.7049965)
- 22. Lin, K.; Wang, B.; Wang, X.; Hou, J.; Wang, C.; Zhang, X. A high-efficient energy harvest chain for ultra-low power passive UHF RFID tags. In Proceedings of the 2014 IEEE 12th International Conference on Solid-State and Integrated Circuit Technology (ICSICT 2014), Guilin, China, 28–31 October 2014; pp. 3–5. [\[CrossRef\]](http://dx.doi.org/10.1109/ICSICT.2014.7021596)
- 23. Chouhan, S.S.; Halonen, K. A modified cross coupled rectifier based charge pump for energy harvesting using RF to DC conversion. In Proceedings of the 2013 European Conference on Circuit Theory and Design (ECCTD), Dresden, Germany, 8–12 September 2013; pp. 1–4. [\[CrossRef\]](http://dx.doi.org/10.1109/ECCTD.2013.6662231)
- 24. Bakhtiar, A.S.; Jalali, M.S.; Mirabbasi, S. A high-efficiency CMOS rectifier for low-power RFID tags. In Proceedings of the RFID 2010: International IEEE Conference on RFID, Orlando, FL, USA, 14–16 April 2010; pp. 83–88. [\[CrossRef\]](http://dx.doi.org/10.1109/RFID.2010.5467271)
- 25. Kotani, K.; Ito, T. High efficiency CMOS rectifier circuits for UHF RFIDs using Vth cancellation techniques. In Proceedings of the 2009 8th IEEE International Conference on ASIC (ASICON 2009), Changsha, China, 20–23 October 2009; pp. 549–552. [\[CrossRef\]](http://dx.doi.org/10.1109/ASICON.2009.5351344)
- 26. Nakamoto, H.; Yamazaki, D.; Yamamoto, T.; Kurata, H.; Yamada, S.; Mukaida, K.; Ninomiya, T.; Ohkawa, T.; Masui, S.; Gotoh, K. A passive UHF RF identification CMOS tag IC using ferroelectric RAM in 0.35-µm technology. *IEEE J. Solid State Circuits* **2007**, *42*, 101–109. [\[CrossRef\]](http://dx.doi.org/10.1109/JSSC.2006.886523)
- 27. Facen, A.; Boni, A. CMOS power retriever for UHF RFID tags. *Electron. Lett.* **2007**, *43*, 1424–1425.
- 28. Friis, H.T. A Note on a Simple Transmission Formula. *Proc. IRE* **1946**, *34*, 254–256. [\[CrossRef\]](http://dx.doi.org/10.1109/JRPROC.1946.234568)
- 29. Fino, M.H. A simple submicron MOSFET model and its application to the analytical characterization of analog circuits. In Proceedings of the 2005 European Conference on Circuit Theory and Design, Cork, Ireland, 2 September 2005; pp. 2–5. [\[CrossRef\]](http://dx.doi.org/10.1109/ECCTD.2005.1522923)
- 30. Liu, L.; Tian, L.; Yu, Z.; Li, Z. Comprehensive Analytical Charge Control and I-V Model of Modern MOSFET's by Fully Comprising Quantum Mechanical Effects. In Proceedings of the 2000 International Conference on Simulation Semiconductor Processes and Devices, Seattle, WA, USA, 6–8 September 2000; Volume 2, pp. 112–115.
- 31. Jiang, X.; Jayasumana, A.P.; Zhan, W.; Chiao, S. A Proper Deep Submicron MOSFET Model (PDSMM) and Its Applications for Delay Modeling of CMOS Inverters. In Proceedings of the 6th International Conference on Solid-State and Integrated Circuit Technology, Shanghai, China, 22–25 October 2001; pp. 875–878.
- 32. Saha, S.K. *Compact Models for Integrated Circuit Design: Conventional Transistors and Beyond*, 1st ed.; CRC Press: Boca Raton, FL, USA, 2015; pp. 294–296.

© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(http://creativecommons.org/licenses/by/4.0/\)](http://creativecommons.org/licenses/by/4.0/.).