

Article **System on Chip (SoC) for Invisible Electrocardiography (ECG) Biometrics**

Francisco de Melo 1,2,*, Horácio C. Neto 2,[3](https://orcid.org/0000-0002-3621-8322) and Hugo Plácido da Silva 1,2,[*](https://orcid.org/0000-0001-6764-8432)

- 1 Instituto de Telecomunicações (IT), 1049-001 Lisbon, Portugal
- 2 Instituto Superior Técnico (IST), Universidade de Lisboa (UL), 1050-049 Lisbon, Portugal; hcn@inesc-id.pt
- 3 Instituto de Engenharia de Sistemas e Computadores (INESC)—Investigação e Desenvolvimento (ID),
	- 1000-029 Lisbon, Portugal
- ***** Correspondence: francisco.de.melo@tecnico.ulisboa.pt (F.d.M.); hsilva@lx.it.pt (H.P.d.S.)

Abstract: Biometric identification systems are a fundamental building block of modern security. However, conventional biometric methods cannot easily cope with their intrinsic security liabilities, as they can be affected by environmental factors, can be easily "fooled" by artificial replicas, among other caveats. This has lead researchers to explore other modalities, in particular based on physiological signals. Electrocardiography (ECG) has seen a growing interest, and many ECG-enabled security identification devices have been proposed in recent years, as electrocardiography signals are, in particular, a very appealing solution for today's demanding security systems—mainly due to the intrinsic aliveness detection advantages. These Electrocardiography (ECG)-enabled devices often need to meet small size, low throughput, and power constraints (e.g., battery-powered), thus needing to be both resource and energy-efficient. However, to date little attention has been given to the computational performance, in particular targeting the deployment with edge processing in limited resource devices. As such, this work proposes an implementation of an Artificial Intelligence (AI)-enabled ECG-based identification embedded system, composed of a RISC-V based System-on-a-Chip (SoC). A Binary Convolutional Neural Network (BCNN) was implemented in our SoC's hardware accelerator that, when compared to a software implementation of a conventional, non-binarized, Convolutional Neural Network (CNN) version of our network, achieves a 176,270 x speedup, arguably outperforming all the current state-of-the-art CNN-based ECG identification methods.

Keywords: electrocardiography identification; binary neural networks; system-on-a-chip

1. Introduction

Conventional biometric recognition methods require the person to pass the finger through a reader (e.g., fingerprint), to talk to a microphone (e.g., voice recognition), or to look at a video camera (e.g., face or iris recognition). Such methods have intrinsic security limitations, as they can be affected by light or ambient noise, and can be easily "fooled" by artificial replicas (e.g., silicone finger replicas, audio recordings or pictures). Such caveats have driven researchers in the field to explore other alternatives [\[1](#page-14-0)[,2\]](#page-14-1). ECG signals have demonstrated particularly advantageous properties, becoming a practical alternative for real-world deployment with modern approaches that addressed the usability constraints of this modality.

In particular, invisible ECG enables signal acquisition, with the sensors integrated in everyday use objects, without the user having to go through complex procedures like in conventional ECG hospital equipment [\[3\]](#page-14-2). There has been an increasing number of applications where invisible ECG allows the creation of a highly granular ECG medical history, useful for prevention and monitoring of cardiovascular diseases. In many use cases, everyday use objects are shared between multiple people, reason for which an ECG identification is required to separate the users' ECG record history. Possible applications include ECG monitoring in sanitary facilities [\[4\]](#page-14-3) and in vehicles through sensors integrated

Citation: de Melo, F.; Neto, H.C.; da Silva, H.P. System on Chip (SoC) for Invisible Electrocardiography (ECG) Biometrics. *Sensors* **2022**, *22*, 348. [https://doi.org/10.3390/](https://doi.org/10.3390/s22010348) [s22010348](https://doi.org/10.3390/s22010348)

Academic Editor: Yvonne Tran

Received: 9 November 2021 Accepted: 1 January 2022 Published: 4 January 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/) $4.0/$).

in the steering wheel [\[5\]](#page-14-4). Considering that the ECG sensor is already integrated in elements of the target application, a major advantage of using ECG biometrics is the fact that it does not require any additional action from the user. These ECG-enabled devices often need to associate the collected signals with the corresponding user on the edge, with small size, low throughput, and power constrains (e.g., battery operation), thus needing to be both resource and energy-efficient. This system implements a BCNN, the ECG-ID-BNet [\[6\]](#page-14-5), in a SoC Field-Programmable Gate Array (FPGA) targeting the deployment in an invisible ECG acquisition system for sanitary facilities [\[4\]](#page-14-3), in an invisible ECG paradigm. As described in [\[6\]](#page-14-5), 3 heartbeats are required to perform an accurate biometric identification based on invisible ECG signals, reason for which a latency requirement of $t_r = 3 \times \frac{60}{150} = 1.2$ seconds (s) for the whole identification process was imposed, in order for the system to achieve real-time identification.

The rest of the paper is organized as follows. Section [2](#page-1-0) provides an overview of current RISC-V processors and current CNN acceleration techniques. Section [3](#page-4-0) introduces the SoC and describes the hardware platform. Section [4](#page-7-0) outlines the hardware accelerator of ECG-ID-BNet. Section [5](#page-10-0) summarizes the experimental results obtained. Finally, Section [6](#page-13-0) concludes this work and presents its main outcomes and future work.

2. State-of-the-Art

2.1. RISC-V Processors

Several processors were considered for this work, namely microcontrollers with *ARM* and *Xtensa* (e.g., ESP32) based cores. However, due to energy constrains derived from the project's application domain, an FPGA was targeted as the preferred hardware platform. The RISC-V Instruction Set Architecture (ISA) was first developed in 2010, at UC Berkeley, and has been gaining popularity in both academia and industry [\[7\]](#page-14-6). The supported ISA is fundamental to a CPU, since, together with the compiler, it links the hardware and the software by mapping the high level software constructs into low level instructions that the CPU can and will execute [\[8\]](#page-14-7). Compared with other architectures, the RISC-V provides a number of advantages that makes it especially attractive for development [\[9\]](#page-14-8):

- The open-source nature allows any interested entity access to the source Intellectual Property (IP) of the cores without any licensing issue;
- Even though the development of the ISA is open-source, its major features are already well defined and stable, which also attracts software development;
- Additional functionalities are available through a set of extensions, which are also well defined after stabilization;
- Due to its modular nature, the ISA is suitable for both high performance and low power integrated circuit applications. Additionally, specialized application processors that feature dedicated accelerators are also supported by the ISA.

This rising support is mainly due to it's open-source characteristic and the advantages listed above, which enables developers to create their own cores following the RISC-V ISA guidelines. However, the other core attributes must be defined by the developer. Therefore, a wide range of different memory interfaces (examples: *AXI* and *Wishbone*) and configurations is used to add peripherals to the core, access memories or control execution. One processor can use separate AXI interfaces to access instruction or data memories, while another core (i.e., processor) uses a single Wishbone bus to access both [\[9\]](#page-14-8). This heterogeneity complicates the choice of the right processor for a specific use-case, among all the options core landscape. Due to the complexity of the implementations, many cores, although supported by variety of toolchains, will not work out-of-the-box in the specific user target platform. In the scope of this work we focused in open-source, FPGA-optimized implementations. Other requirements were introduce in order to narrow down the number of cores explored, such as:

- As some singularities of ASIC-targeted designs, for instance the memory generator usage, might make them unusable for an FPGA implementation, these kind of designs were discouraged for this work;
- Cores must be able to support the recent versions of the ISA in order to be targeted by the recent versions of the software toolchain.

Following these criteria, some notable cores have been summarized in Table [1.](#page-2-0) This table displays some open-source RISC-V processors and some of the most important features when selecting a processor for a given application.

Name	Pipe Line Stages	Bus Arch	HDL	SIMD	Debug Support	License	Last Update	Cache
Freedom	5	TL/AXI	Chisel	N	Y	BSD	No more Support	Y
ORCA	5	WB AXI	VHDL	N	N	BSD	2019	Y
RI5CY	4	AXI	Verilog	Υ	Υ	Solder pad	2021	N
Zero-Riscy	$\overline{2}$	AXI	Verilog	$\mathbf N$	Y	Solder pad	2018	N
OPenV	3	AXI	Verilog	${\bf N}$	$\mathbf N$	MIT	2018	N
VexRiscv	5	AXI	Spinal HDL	$\mathbf Y$	Y	MIT	2021	Υ
Roa Logic RV12	6	AHB WB	Verilog	${\bf N}$	Y	Non	2018	Y
SCR1	4	AXI	Verilog	${\bf N}$	Y	Solder pad	2021	${\rm N}$
Humming Birdy2 E200	$\mathbf{2}$	AXI	Verilog	N	Y	Apache	2021	$\mathbf Y$
Shakti	3	AXI	Bluespec	${\bf N}$	$\mathbf N$	BSD	2019	Y
ReonV	7	AHB	VHDL	N	Y	GPL v3	2018	Y
Pico RV32	θ	AXI	Verilog	${\bf N}$	$\mathbf N$	ISC	2020	N
SweRV EH1	9	AXI	Verilog	N	Y	Apache	2021	Y
Taiga	3	AXI	Verilog	N	N	Apache	2020	Y
Potato	5	WB	VHDL	${\bf N}$	$\mathbf N$	BSD	2018	Y
Flutte	5	AXI	Verilog	${\bf N}$	Y	Apache	2021	Y
Piccolo	3	AXI	Verilog	$\mathbf N$	Y	Apache	2021	$\mathbf Y$

Table 1. Properties of selected 32-bit RISC-V cores. Adapted from [\[10\]](#page-14-9) and from own research.

In [\[9\]](#page-14-8), the authors performed a thorough evaluation of the performance and efficiency of some of the cores listed in Table [1.](#page-2-0) Their selection of cores for a close evaluation consists of: *Piccolo and Flute*, *Orca*, *PicoRV32*, *SweRV*, *Taiga* and *VexRiscv*, also, as a "gold standard", they used a 5 and a 8 stage proprietary cores. As these cores have configurations that differ from one another, the authors were careful to make the same configurations for all cores, allowing a fair comparison between them (e.g., cache was disabled for all that support this feature). To evaluate them in real hardware, the authors also used the so called TaPaSCo [\[11\]](#page-14-10), a system-on-chip generator for FPGAs, to easily generate bitstreams for a variety of platforms without having to deal with low level integration details. The hardware used consisted in an array of Xilinx made FPGA platforms: (1) AU250; (2) PYNQ; (3) VC709; (4) ZCU102. The chosen evaluation metrics were *Single Core Performance* and, since the target hardware are FPGAs, *Resource Utilization*.

To evaluate the performance, there are many widely used benchmarking options, most notably, there is the *CoreMark* and the *DMIPS*. For the latter, the results were quite surprising. The two proprietary cores (the authors did not mentioned their names nor their authors), which in theory had a high level of optimization, actually performed quite

poorly when compared with some open source cores. With this benchmark, we can also observe that some cores have less Instructions Per Clock (IPC) but achieve reasonable results with higher working frequencies, such as the PicoRV32. The results were similar in both benchmarks; the most performing cores were the Taiga, VexRiscv and the Orca.

In terms of resource usage the results were also surprising. The cores that actually had a better performance were the ones that also consumed the least FPGA resources. Meaning that those cores, especially Taiga, Orca and VexRiscv are highly optimized in terms of performance and resource usage.

2.2. FPGA-Based CNN Accelerator

This section presents methodologies from previous works that aim to accelerate the inference of CNNs and recent approaches to ECG identification. The first section focuses on conventional CNNs and next section (Section [2.3\)](#page-3-0) specifically targets BCNNs and ECG identification.

FPGA-based CNN accelerators aim to improve inference performance by parallelizing the CNN forward propagation. There are 6 main ways to parallelize a CNN's inference [\[12\]](#page-14-11): intra convolution parallelism, inter convolution parallelism, inter feature map parallelism, intra feature map parallelism, inter layer parallelism and batch parallelism. This section will review previous works based on the implementation of 2D CNNs.

Some previous FPGA-based CNN accelerators [\[13](#page-14-12)[–15\]](#page-14-13) follow a standard architecture that entails: an external memory, used to hold the CNN's parameters and input/output feature maps; an input and output buffer to cache the input and output feature maps; a Processing Element (PE) that processes the operations required to compute the outputs using the cached inputs and the weights that are maintained in a PE's internal buffer; and a controller which controls the overall execution.

In works such as [\[13,](#page-14-12)[14\]](#page-14-14), a PE performs concurrent Multiply and Accumulate (MAC) operations to solve a single 2D convolution. This is an example of intra convolution parallelism.

The authors of [\[13\]](#page-14-12) take advantage of inter convolution parallelism. Their accelerator implements a PE that is capable of processing multiple input feature maps, by summing the result of multiple concurrent 2D convolutions with the objective of computing a single 3D convolution necessary to produce an element of a output feature map.

By having an array of PEs, where each PE is designed to compute a single output feature map at the time, the approaches found in [\[13,](#page-14-12)[15,](#page-14-13)[16\]](#page-14-15) are able to concurrently process multiple output feature maps, which is a form of inter feature map parallelism.

In [\[17\]](#page-14-16), the authors implemented all layers in a pipelined structure that enables the execution of all layers concurrently, while requiring a substantial amount of FPGA resources. This is an example of inter layer parallelism. In the same work, the authors propose a *divide and conquer* strategy in the computation of fully connected layers that, if executed all at once, require a substantial amount of memory to hold all the operands. They divide the operation into multiple simple sub-convolutions, whose results can be accumulated to get the final result; this is an example of batch parallelism.

In [\[18\]](#page-14-17), the authors note that in modern CNN architecures, such as [\[19\]](#page-14-18), in deeper convolutional layers, the number of input/output channels surpass the actual input/output feature map size. In such CNNs, the authors argue that intra feature map parallelism is preferred over inter feature map parallelism.

2.3. BCNN-Based Optimization

Quantization of the network's parameters is a popular practice to save memory usage and increase computational performance. The parameters are typically represented by 32-bit floating-point values, however, the hardware required to process floating-point data is much more complex and slower, comparatively to what is needed to handle integer data [\[20\]](#page-14-19). An approach commonly found in the literature is to quantize floating point values to 8- or 16-bit integer values, but a more extreme quantization can be performed. Binary Neural Network (BNN)s, first proposed by Courbariaux et al. in [\[20\]](#page-14-19), introduced

the concept of constraining the activations and the parameters of a Neural Network (NN) to either +1 or −1 [\[20\]](#page-14-19), allowing a 1-bit representation. This new quantization paradigm helps minimize the memory footprint.

FPGA implementations of BCNN follow a similar architecture as conventional CNNs. The main difference lies with the datapath structure of each PE, where the multipliers and adder trees seen in conventional CNN accelerators are replaced with logic that implements the *XNOR Dot Product* (XNP) operation (described in [\[20\]](#page-14-19)). In [\[21\]](#page-14-20), the authors propose a pipelined PE datapath consisting of four stages: *XNOR*, *popcount*, accumulation and Batch Normalization (BN) + binarization. Works such as [\[16](#page-14-15)[,18,](#page-14-17)[21](#page-14-20)[,22\]](#page-15-0) employ intra and inter convolution parallelism, in addition to inter feature map parallelism.

The novel ECG-ID-BNet [\[6\]](#page-14-5), a BCNN that implements ECG classification, was used as the ECG identification method and it is detailed in Table [2,](#page-4-1) where unit refers to a sequential stack of a convolutional/fully connected layer, a max pooling layer (if present) and a batch normalization layer. The BCNN was evaluated on real-world data from the Physionet Computing in Cardiology Challenge 2017 dataset [\[23\]](#page-15-1) (containing 8528 ECG recordings lasting from 9 to just over 60 seconds, acquired at the hand palms using the AliveCore [\(https://www.alivecor.com/,](https://www.alivecor.com/) accessed on: 1 October 2021) device and from our own dataset collected containing ECG data collected at the thighs using an experimental device integrated in a toilet seat cover [\[4\]](#page-14-3) (further described in [\[6\]](#page-14-5)).

From the AliveCore dataset we randomly selected ECG recordings classified as normal and with 60 s duration for 50 different subjects, while our dataset contains ECG recordings lasting approximately 180 seconds for 10 different subjects. The best results with ECG-ID-BNet were obtained using 4 convolutional and 1 fully-connected units, and it managed to achieve a $100 \pm 0\%$) and $99.3 \pm 3.2\%$) accuracy on the AliveCore dataset and our dataset, respectively. Comparatively with the state-of-the art [\[24\]](#page-15-2) these results exhibit similar accuracy, hence demonstrating that the BCNN approach does not degrade the quality of the recognition, with the advantage of improved computational performance.

Table 2. ECG-ID-BNet architecture. Extracted from [\[6\]](#page-14-5).

3. Software Implementation

In an effort to deploy the ECG-ID-BNet *on the edge*, the IOb-SoC [\(https://github.c](https://github.com/IObundle/iob-soc) [om/IObundle/iob-soc,](https://github.com/IObundle/iob-soc) accessed on: 1 October 2021) was implemented in a FPGA, as it provides a convenient and efficient infrastructure to create FPGA SoC. In this section, the software implementation is described.

3.1. Hardware Platform

IOb-SoC is an open-source RISC-V based SoC platform written in Verilog. This platform is composed of a RISC-V soft-core, the PicoRV32 [\(https://github.com/clifford](https://github.com/cliffordwolf/picorv32) [wolf/picorv32,](https://github.com/cliffordwolf/picorv32) accessed on: 1 October 2021), an internal SRAM subsystem, an optional external memory interface and peripherals. It implements the RISC-V RV32IMC instruction set [\[7\]](#page-14-6) and it can be programmed with the RISC-V GNU Compiler Toolchain [\(https://gi](https://github.com/riscv-collab/riscv-gnu-toolchain) [thub.com/riscv-collab/riscv-gnu-toolchain,](https://github.com/riscv-collab/riscv-gnu-toolchain) accessed on: 1 October 2021). The hardware platform selected to implement the IOb-SoC was the FPGA development board *Basys3* [\(ht](https://digilent.com/reference/programmable-logic/basys-3/start) [tps://digilent.com/reference/programmable-logic/basys-3/start,](https://digilent.com/reference/programmable-logic/basys-3/start) accessed on: 1 October 2021), which features a Xilinx Artix-7 XC7A35T FPGA whose main characteristics are shown in Table [3.](#page-5-0)

Table 3. XC7A35T FPGA main specifications.

3.2. ECG-ID-BNet Memory Usage

As the target hardware platform to deploy the NN is a resource constrained embedded system, the memory usage of the NN must be carefully monitored. A memory usage study of ECG-ID-BNet, whose architecture is detailed in Table [2,](#page-4-1) was conducted in order to define the memory necessary to: (1) hold the network's parameters; and (2) hold the input/output feature maps of each layer.

In Table [4,](#page-5-1) each unit's memory usage is summarized. The convolutional units have a considerably lower number of parameters when compared to the fully connected one. As a requirement for the hardware platform, it is concluded that ECG-ID-BNet requires 57,200 Bytes of memory to hold the parameters and two buffers of at least 2784 Bytes each to hold the units' input/output feature maps.

Table 4. ECG-ID-BNet memory usage summary.

3.3. Memory Reorganization

The traditional storing order of a filter's weights is (*x*, *c*), where *x* indicates the kernel width dimension and *c* the channel dimension. However, this work proposes the weight arrangement (*c*, *x*), illustrated in Figure [1.](#page-6-0)

Doing this rearrangement enables inter convolution parallelism, allowing the fast computation of a single output feature map element. Furthermore, every ECG-ID-BNet layer (see Table [2\)](#page-4-1) has a 64 multiple number of input filters, with exception of the first layer. With this ECG-ID-BNet feature, it is possible to group 64 1-bit weights in 64-bit blocks. 64-bit was chosen as the size of the blocks, over other valid bit widths such as 32-bit, in order to ensure compatibility between the software application and the IP developed in Section [4.](#page-7-0) By having weights memory arrangement, it is possible to enable operand parallelism, taking advantage of the 32-bit computing of the targeted processor if the input feature maps are also in the (c, x) arrangement.

Figure 1. Weights reordering on a filter that expects 3 input channels and whose kernels have size 3.

3.4. Execution Flow

Each unit's output becomes the following unit's input. This enables the adoption of two memory buffers, used in a *ping-pong* fashion, where their place alternate every unit iteration.

Figure [2](#page-6-1) depicts the high-level flowchart of the software application. A pre-compiled binary file with all necessary ECG-ID-BNet parameters is used for inference. The file contains: global parameters, such as number of units and convolutional kernel size; unit parameters, including the type of unit, the presence of max pooling, the unit's relative position in the network, number of input and output feature maps, output feature map size, and the convolutional/fully connected layer's parameters (weights and binarization thresholds for first and hidden units). A *Pseudo SoftMax*, instead of *SoftMax*, is performed on the batch normalized outputs of the last unit, where the predicted class is assigned by determining the max output value, skipping the probability distribution transformation carried out by *SoftMax*.

Figure 2. High-level workflow of the software.

3.5. IOB-Soc Configuration

The memory requirements of ECG-ID-BNet are presented in Section [3.2.](#page-5-2) Considering the resources of the hardware platform (briefed in Table [3\)](#page-5-0), it was concluded that the memory resources of the FPGA are sufficient to hold the firmware and to satisfy the BCNN's memory needs. Hence, the external memory is not necessary. Special care was taken to the dimensioning of the SRAM since, beyond the parameters and the firmware, the program's stack, where the input and output feature map buffers reside, also takes a considerable amount of memory and thus needs to be taken into account.

IOb-SoC's SRAM is composed of cascaded 36 kb Block RAM (BRAM)s and the BRAMs are configured to be byte-addressable, by having the configuration $4k \times 9$ (9-bit 4 k words) and ignoring one bit per word. Considering the sections memory sizes in Table [5,](#page-7-1) a preliminary test was conducted using a 128 kB SRAM implementation; the program ran successfully, thus validating the SRAM's size. The final SRAM memory address mapping is described in Table [6.](#page-7-2) Since each BRAM has 4k 9-bit sized words, the total SRAM's expected usage of BRAMs is given by $\frac{128k}{4k} = 32$.

Table 5. IOb-SoC ECG-ID-BNet SRAM section memory size.

Table 6. IOb-SoC ECG-ID-BNet SRAM address mapping.

3.6. IOb-SoC Optimization

Contrary to the BCNN software implementation, which is able to have a speedup of 32 in all units (except the first) over a CNN implementation (see Section [3.3\)](#page-5-3) due its inter convolution parallelism, a conventional CNN cannot achieve any kind of parallelism during inference in a software implementation (using only one core). Thus, a PicoRV32 software implementation of the inference of a conventional CNN version of ECG-ID-BNet would take around $t_{sw_{CNN}} = 0.24 + 32(0.37 + 0.4 + 0.34 + 0.01) = 36.1$ s. This implies a speedup of $\frac{t_{sw_{CNN}}}{t_{sw_{BCNN}}} = \frac{36.1}{1.36} = 26.5$ of a BCNN version over a conventional CNN one.

The performance results show that a software only approach is not able to achieve real-time ECG identification, since the overall identification process (preprocessing, feature extraction and classification) needs to be under 1.2 s (see Section [1\)](#page-0-0) and only the ECG-ID-BNet takes 1.36 s > 1.2 s. As such, a more efficient solution for the ECG-ID-BNet inference is needed.

4. IP-Core

An IP core was designed to execute ECG-ID-BNet in the same FPGA used in Section [3.](#page-4-0) The hardware architecture (illustrated in Figure [3\)](#page-8-0), selected based on the state-of-the-art review (Section [2.2\)](#page-3-1), is similar to the ones developed in the works [\[13–](#page-14-12)[15\]](#page-14-13). Two methods of CNN parallelism were used: (1) inter convolution, by having a PE processing *Nops* inputs, each belonging to a different feature map; and (2) inter feature map, by having a group of *NPEs* PEs concurrently computing multiple output feature maps (i.e., each PE executes one filter). These allow all PEs to process the same input feature map elements, thus reducing

Control Unit PE Cluster $\mathsf{\hat{N}}_{\mathsf{PEs}}$ N_{pEs} Input Output Predicted Pre-processed Templates **Buffer Ruffer** Class PE_{N} $\overline{\mathsf{N}}$ Memory

the required input memory bandwidth. The possible number of concurrently processed input feature maps is limited due to BRAM bandwidth, which is explored in Section [4.2.](#page-9-0)

Figure 3. ECG-ID-BNet accelerator high-level architecture. The blue arrows represent the control signals, while the black arrows depict the datapath. *Nops* denoted the number of operations each PE processes at a time and *NPEs* denote the number of processing elements.

4.1. Execution Flow and Control

The control unit of the proposed IP is subdivided into two units that work in parallel: (1) the parameters control unit, responsible to download the parameters of each filter from the parameters RAM into each corresponding PE internal buffer; and (2) the execution control unit that oversees the inference process by controlling the PEs and input/output feature map RAMs via control signals. Both control units are accomplished with finite state machines.

In Figure [4,](#page-9-1) a depiction of the execution flow is presented. In the scope of this work "session" is defined as the computation of *NPEs* output feature maps concurrently by the PEs, thus multiple sessions are needed in order to fully execute a layer, e.g., with *NPEs* = 32 and $N_{out_c} = 64$, $N_{sessions} = \frac{N_{out_c}}{N_{PEs}}$ $\frac{N_{out.c}}{N_{PEs}}$ = 2 are needed. Moreover, an "even" and "odd" session refer to an even numbered session (e.g., session 0) and to an odd nuber session (e.g., session 1). The ECG-ID-BNet inference starts with a setup phase, which involves downloading the first batch of *NPEs* filters, to enable the execution of the first session. After that, the execution parameters control units work concurrently in a *ping-pong* fashion: when one is working in an "even" session, the other is working in an "odd" one.

This promotes execution performance, but puts a memory constrain in the internal PE memories, since they need to be large enough to hold two sets of filters' weights at a time. The control unit employs counters to iterate through the network's inference iterators. The input/output memory module contains an address calculator, which uses a counter to keep track of the current output address and current output channel to compute the PEs' outputs memory destinations.

Figure 4. ECG-ID-BNet IP core execution flow.

4.2. Memory Specification

The target FPGA contains 50 36kb BRAMs (detailed in Table [3\)](#page-5-0), and each BRAM can be configured as single-port RAM, simple dual-port RAM, true dual-port RAM, simple-port RAM or dual-port RAM [\[25\]](#page-15-3). The simple dual-port RAM is the configuration that enables maximum port width; due to the FPGA constraints, the BRAM's *depth* × *width* ratio must be one of the following: $32k \times 1$; $16k \times 2$; $8k \times 4$; $4k \times 9$; $2k \times 18$; $1k \times 36$; or 512×72 [\[26\]](#page-15-4).

This IP uses the internal FPGA BRAMs to hold three main data components: (1) NN parameters; (2) weights for each filter; and (3) input and output feature maps. In Table [7,](#page-9-2) a detailed ECG-ID-BNet memory usage is shown, where the memory necessary to hold the weights of each filter/neuron are indicated.

Table 7. ECG-ID-BNet memory usage per filter/neuron in each unit summary.

The memory holding the parameters is configured as a multiple cascaded single-port RAM. The amount of BRAMs needed to support the parameters is defined by $\frac{57,200\times8}{36k} = 12.41$

(ECG-ID-BNet's parameters size divided by BRAM size), which gives a total of 13 BRAMs. As shown in Table [4,](#page-5-1) the two buffers must have a minimum size of 2784 bytes; this can be accomplished with a single BRAM for each of them. Similarly, in Table [7,](#page-9-2) it is possible to check that the maximum filter or neuron size is 632 bytes, and since each PE's weights buffer must be able to hold two filters/neurons, it's minimum size must be $632 \times 2 = 1264$ bytes, which can also be accomplished with a single BRAM.

Due to the fact that the weight and input/output RAMs are composed of a single BRAM, the maximum possible width, due to the FPGAs constraints, is 72 bits, unless more BRAMs are cascaded. However, that would deplete rapidly the number of BRAMs available and consequently the possible number of PEs. Using the same memory reorganization described in Section [3.3,](#page-5-3) each PE processes multi-bit blocks of inputs and weights, enabling inter convolution parallelism. Additionally, by analysing the topology of ECG-ID-BNet (Table [2\)](#page-4-1), it is possible to conclude that the number of input feature maps is always a multiple of 64, with the exception of the first unit. This enables a fast and simple computing of output feature map elements by each PE, if the number of concurrently processed inputs and weights *Nops* is 64, which is possible to achieve by configuring the weights and input feature map BRAMs as 512×72 and using 64 out of the 72 bits of the configured BRAM width.

The memory generator [\[25\]](#page-15-3) was used to generate the parameters, input feature maps, output feature maps and each of the weights RAMs. Table [8](#page-10-1) summarizes the configurations of each RAM generated. The maximum possible number of PEs is thus limited by the amount of available BRAMs. Since the target FPGA features 50 BRAMs (detailed in Table [3\)](#page-5-0), the maximum number of PEs is given by $N_{PEs_{max}} = 50 - 15 = 35$. However, by inspecting the number of executing sessions it takes to compute each layer, it is possible to reduce the number of PEs to 32, without penalizing performance, as shown in Table [9.](#page-10-2)

Table 8. RAM configurations summary.

Table 9. Number of executing sessions required to compute each ECG-ID-BNet layer, in function of *NPEs*.

5. Results

This section presents the results of the various results obtain throughout the course of this work, namely the performance results of both the software and IP core implementations. Additionally, a comparative analysis between the two implementations is made.

5.1. Software Implementation

With the objective of implementing the IOb-SoC in the *Basys3* development board, a synthesis and implementation were performed, where the SoC's internal SRAM was pre-loaded with the firmware and the ECG-ID-BNet's parameters. The IOb-SoC hardware design was completed and FPGA implementation was conducted.

The FPGA resource usage are presented in Table [10](#page-11-0) and the clock frequency for the PicoRV32 was finalized at 100 MHz. This clock frequency was chosen given that it is near the maximum possible operating frequency, also being the same frequency of the IP-Core (detailed in Section [4\)](#page-7-0), hence being beneficial for the performance profiling shown in Section [5.2.](#page-11-1) Among the BRAMs used by IOb-SoC, 1 is used for its internal bootloader and the other 32 are used for the SRAM.

The ECG-ID-BNet was executed in the IOb-SoC and every unit's execution times were monitored; the results are presented in Table [11.](#page-11-2) A compiler optimization was tested (*O3*) and it resulted in a 40% execution speedup, when compared to a non-optimized implementation. The highest execution time is observed in the convolutional units, where the program spends 99% of the time.

Table 10. IOb-SoC with ECG-ID-BNet parameters and firmware pre-loaded FPGA resource utilization (relative to FPGA's resources).

Table 11. Execution time of the ECG-ID-BNet IOb-SoC @ 100 MHz, software only implementation.

5.2. ECG-ID-BNet IP-Core

With the purpose of evaluating the developed IP core, a synthesis was performed. A resource utilization report was made to the four main modules of the IP. The report is represented in Table [12,](#page-12-0) where the PE cluster is the module containing all $N_{PES} = 32$ PEs. It shows that, relatively to the FPGA resources, there is 19% LUT, 10% FF, 94% BRAM and 0% DSP usage. The PE cluster uses on average 103 LUTs and 109 FFs per PE. The input/output memory module, beyond the 2 BRAMs, uses logic resources for the output address calculator. No DSP slice is used because the proposed IP does not require complex computations, such as multiplications or divisions. The control unit uses 543 LUTs for its finite states machines and various counters, of which 258 are dedicated to the parameters control unit and 285 for the execution control unit. Along the synthesis, it was imposed a clock frequency constraint of 100 M Hz as a first proposition and a timing report revealed a Worse Negative Slack (WNS) of 1.1 ns.

A simulation of the IP core execution was made for performance profiling purposes. Table [13](#page-12-1) shows the results, where the execution times are presented, per unit, alongside the software only implementation (O3 level optimized) already shown in Section [5.1.](#page-11-3) Additionally, the speedup that the IP core manages to achieve over the software only execution is also represented. In comparison with other units, the first one achieves half the speed up. This is due to the fact that each PE is only able to process a single input and

weight at a time. Another notable observation is the increased inter convolution parallelism that the IP core has over the software implementation, since each PE processes 64 inputs and weights at the time, while the other processes 32 inputs and weights at a time. This fact is especially visible on the speed up difference between the first and the other convolutional units, where the first unit's speedup is half of that of the others.

	LUTs	FFs	36 kb BRAMs	
Control Unit	543 (13.5%)	623 (14.7%)	$0(0\%)$	
Parameters Memory	$0(0\%)$	$0(0\%)$	$13(27.7\%)$	
Input/Output Memory	$158(3.9\%)$	$102(2.4\%)$	$2(4.3\%)$	
PE Cluster	3312 (82.5%)	3517 (82.9%)	32 (68.1%)	
Total	4013 (100%)	$4242(100\%)$	47 (100%)	

Table 12. ECG-ID-BNet IP core FPGA resource utilization.

Table 13. Performance profiling of the ECG-ID-BNet inference in the proposed IP core @ 100 MHz compared with PicoRV32 @ 100 MHz (software only implementation, optimized with O3 level).

The last unit is not able to accomplish nearly as much speedup as the rest of the units. This is due to the fact that, contrary to the convolution layers, the fully connected layer's parameters are numerous (see Table [4\)](#page-5-1) and downloading them onto each PE's internal memory takes about $5\times$ longer than the other layers. The execution of this unit is faster than its parameters downloading process, thus, most of the time spent in this unit the execution is idle. As stated in Section [3.6,](#page-7-3) a conventional CNN version of ECG-ID-BNet would take 36.1 s to execute in a software-only paradigm. Thus, we argue that this BCNN accelerator achieves at least a $\frac{t_{sw_{CNN}}}{t_{IP_{BCNN}}} = \frac{36.1 \text{ s}}{204.8 \text{ }\mu\text{s}} = 176{,}270$ speedup over the CNN PicoRV32 software implementation. In addition, a simulation snapshot of the IP's execution is presented in Figure [5.](#page-13-1) This snapshot shows the last stages of the forward propagation of the last unit alongside the execution's main control signals, mainly the BNN's global parameters, the units parameters (*layer_parameters*), and the iterators' counter values.

					204,765.000 ns			
Name	Value			204,750 ns		204,760 ns		204,770 ns
Wi_clock	11							
> ₩ global params	5,7	5,7						
> ₩ layer params[1:0]	$'{1,2,64,12}$	$\{1, 2, 64, 128, 78, 15\}$, $\{2, 3, 50, 4992, 1, 79\}$						
\triangleright M layer[7:0]	4							
> M out_c[15:0]	32				32			
\rightarrow M \times [15:0]	\circ	\bullet						
\triangleright W i[4:0]	$\overline{}$	\circ						
\triangleright M in c[15:0]	$\overline{0}$	4800	4864			4928		o

Figure 5. Simulation snapshot of the IP core @ 100 MHz showing the end of the computation of the last unit.

6. Conclusions

A SoC that performs ECG identification was proposed. The main components of such system were developed, namely the The RISC-V based SoC architecture, and the NN accelerator. The IOb-SoC, which integrates the PicoRV32, was configured and implemented successfully in the *Basys3* FPGA development board. The PicoRV32 was programmed with the software implementation of ECG-ID-BNet, and it was successfully executed with an execution time of 1.32 s. This software implementation already managed to show a $t_{sw_{CNN}}^{t_{sw_{CNN}}}=\frac{36.1\,\mathrm{s}}{1.32\,\mathrm{s}}=27.3$ speedup over a similar conventional CNN version of ECG-ID-BNet t_{sw} _{BCNN} implementation, due to the binary nature of ECG-ID-BNet.

However, software only solution proved to be insufficient to cope with the latency requirement of 1.2 s, defined in Section [1,](#page-0-0) to enable real-time ECG identification. As such, the ECG-ID-BNet IP core was designed and implemented successfully in the *Basys3* FPGA development board. It showed its ability to achieve real-time ECG identification, by running the inference of the network in only 204.8 μ s, which translates to a 6641 \times speedup over the software implementation and a $176,270 \times$ speedup over a similar software implementation but with a CNN, non-binarized, version of ECG-ID-BNet arguably outperforming the current state-of-the-art CNN-based ECG identification methods in terms of execution time.

In summary, this work further extends the state-of-the-art with: (a) a SoC architecture with small hardware footprint capable of performing fast and low-power ECG biometrics in real time; (b) a software implementation of the inference stage of a BCNN in a sizeoptimized RISC-V core; and (c) an optimized IP core that performs ECG classification with a latency of 205 µs, arguably outperforming the current state-of-the-art CNN-based ECG identification methods in terms of execution time.

Although all the objectives set forth for this work were met, a number of future work opportunities have also been created, namely concerning the integration of the different peripherals of the SoC via a memory interface, such as *AXI*. As described in Section [2.1,](#page-1-1) the PicoRV32 is not the most performing core and as such, can be replaced with a more efficient one. Furthermore, it would also be interesting to evaluate the ability for the proposed SoC to generalize to other biometric modalities (e.g., voice, gait, etc.).

Author Contributions: Conceptualization, methodology, validation, formal analysis, writing original draft preparation, review and editing, F.d.M., H.C.N. and H.P.d.S.; software, investigation, F.d.M.; resources, H.C.N. and H.P.d.S.; data curation, F.d.M. and H.P.d.S.; supervision, H.C.N. and H.P.d.S.; project administration, H.P.d.S.; funding acquisition, H.P.d.S. All authors have read and agreed to the published version of the manuscript.

Funding: This work was partially supported by Fundação para a Ciência e Tecnologia (FCT) under the projects' UIDB/50008/2020 and DSAIPA/AI/0122/2020 (AIMHealth) through Instituto de Telecomunicações (IT), which is gratefully acknowledged.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Acknowledgments: The authors would like to thank Instituto de Telecomunicações (IT) and Instituto de Engenharia de Sistemas e Computadores (INESC)-Investigação e Desenvolvimento (ID) for the administrative, technical support, and materials involved in the experiment.

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. da Silva, H.P.; Fred, A.; Lourenço, A.; Jain, A.K. Finger ECG signal for user authentication: Usability and performance. In Proceedings of the 2013 IEEE Sixth International Conference on Biometrics: Theory, Applications and Systems (BTAS), Arlington, VA, USA, 29 September–2 October 2013; pp. 1–8.
- 2. Al Alkeem, E.; Yeun, C.Y.; Yun, J.; Yoo, P.D.; Chae, M.; Rahman, A.; Asyhari, A.T. Robust Deep Identification using ECG and Multimodal Biometrics for Industrial Internet of Things. *Ad Hoc Netw.* **2021**, *121*, 102581. [\[CrossRef\]](http://doi.org/10.1016/j.adhoc.2021.102581)
- 3. da Silva, H.P. Biomedical sensors as invisible doctors. In *Regenerative Design in Digital Practice: A Handbook for the Built Environment*; Eurac Research: Bolzano, Italy, 2019; pp. 322–329.
- 4. dos Santos Silva, A.; Almeida, H.; da Silva, H.P.; Oliveira, A. Design and evaluation of a novel approach to invisible electrocardiography (ECG) in sanitary facilities using polymeric electrodes. *Sci. Rep.* **2021**, *11*, 6222. [\[CrossRef\]](http://dx.doi.org/10.1038/s41598-021-85697-2) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/33737660)
- 5. Lourenço, A.; Alves, A.P.; Carreiras, C.; Duarte, R.P.; Fred, A. CardioWheel: ECG Biometrics on the Steering Wheel. In *Machine Learning and Knowledge Discovery in Databases*; Bifet, A., May, M., Zadrozny, B., Gavalda, R., Pedreschi, D., Bonchi, F., Cardoso, J., Spiliopoulou, M., Eds.; Springer International Publishing: Cham, Switzerland, 2015; pp. 267–270.
- 6. de Melo, F. System on Chip (SoC) for invisible Electrocardiography (ECG) biometrics. Master's Thesis, Instituto Superior Técnico, Universidade de Lisboa, Lisbon, Portugal, 2021.
- 7. Waterman, A.; Lee, Y.; Patterson, D.; Asanovic, K. The RISC-V instruction set manual, Volume I: Base user-level ISA. *EECS Department, UC Berkeley, Tech. Rep. UCB/EECS-2011-62*, 2011. Available online: [https://www2.eecs.berkeley.edu/Pubs/TechRpts](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-62.pdf) [/2011/EECS-2011-62.pdf](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-62.pdf) (accessed on 1 October 2021)
- 8. Patterson, D.; Hennessy, J. *Praise of Computer Organization and Design: The Hardware/Software Interface RISC-V Edition*; Morgan Kaufmann Publishers: Burlington, MA, USA, 2018.
- 9. Heinz, C.; Lavan, Y.; Hofmann, J.; Koch, A. A catalog and in-hardware evaluation of open-source drop-in compatible RISC-V softcore processors. In Proceedings of the 2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig), Cancun, Mexico, 9–11 December 2019; pp. 1–8.
- 10. Höller, R.; Haselberger, D.; Ballek, D.; Rössler, P.; Krapfenbauer, M.; Linauer, M. Open-source RISC-V processor IP cores for FPGAs—Overview and evaluation. In Proceedings of the 2019 8th Mediterranean Conference on Embedded Computing (MECO), Budva, Montenegro, 10–14 June 2019; pp. 1–6.
- 11. Korinth, J.; Hofmann, J.; Heinz, C.; Koch, A. The TaPaSCo open-source toolflow for the automated composition of task-based parallel reconfigurable computing systems. In *International Symposium on Applied Reconfigurable Computing*; Springer: Cham, Switzerland, 2019; pp. 214–229.
- 12. Abdelouahab, K.; Pelcat, M.; Serot, J.; Berry, F. Accelerating CNN inference on FPGAs: A survey. *arXiv* **2018**, arXiv:1806.01683.
- 13. Guo, K.; Sui, L.; Qiu, J.; Yu, J.; Wang, J.; Yao, S.; Han, S.; Wang, Y.; Yang, H. Angel-eye: A complete design flow for mapping CNN onto embedded FPGA. *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.* **2017**, *37*, 35–47. [\[CrossRef\]](http://dx.doi.org/10.1109/TCAD.2017.2705069)
- 14. Zhang, C.; Li, P.; Sun, G.; Guan, Y.; Xiao, B.; Cong, J. Optimizing FPGA-based accelerator design for deep convolutional neural networks. In Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA, 22–24 February 2015; pp. 161–170.
- 15. Qiu, J.; Wang, J.; Yao, S.; Guo, K.; Li, B.; Zhou, E.; Yu, J.; Tang, T.; Xu, N.; Song, S.; et al. Going deeper with embedded FPGA platform for convolutional neural network. In Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA, 21–23 February 2016; pp. 26–35.
- 16. Cho, J.; Jung, Y.; Lee, S.; Jung, Y. Reconfigurable binary neural network accelerator with adaptive parallelism scheme. *Electronics* **2021**, *10*, 230. [\[CrossRef\]](http://dx.doi.org/10.3390/electronics10030230)
- 17. Li, H.; Fan, X.; Jiao, L.; Cao, W.; Zhou, X.; Wang, L. A high performance FPGA-based accelerator for large-scale convolutional neural networks. In Proceedings of the 2016 26th International Conference on Field Programmable Logic and Applications (FPL), Lausanne, Switzerland, 29 August–2 September 2016; pp. 1–9.
- 18. Conti, F.; Schiavone, P.D.; Benini, L. XNOR neural engine: A hardware accelerator IP for 21.6-fJ/op binary neural network inference. *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.* **2018**, *37*, 2940–2951. [\[CrossRef\]](http://dx.doi.org/10.1109/TCAD.2018.2857019)
- 19. He, K.; Zhang, X.; Ren, S.; Sun, J. Deep residual learning for image recognition. In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition (CVPR), Las Vegas, NV, USA, 27–30 June 2016; pp. 770–778.
- 20. Courbariaux, M.; Hubara, I.; Soudry, D.; El-Yaniv, R.; Bengio, Y. BinaryNet: Training Deep Neural Networks with Weights and Activations Constrained to +1 or −1. *arXiv* **2016**, arXiv:1602.02830.
- 21. Umuroglu, Y.; Fraser, N.J.; Gambardella, G.; Blott, M.; Leong, P.; Jahre, M.; Vissers, K. Finn: A framework for fast, scalable binarized neural network inference. In Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Monterey, CA, USA, 22–24 February 2017, pp. 65–74.
- 22. Liang, S.; Yin, S.; Liu, L.; Luk, W.; Wei, S. FP-BNN: Binarized neural network on FPGA. *Neurocomputing* **2018**, *275*, 1072–1086. [\[CrossRef\]](http://dx.doi.org/10.1016/j.neucom.2017.09.046)
- 23. Clifford, G.D.; Liu, C.; Moody, B.; Li-wei, H.L.; Silva, I.; Li, Q.; Johnson, A.E.; Mark, R.G. AF classification from a short single lead ECG recording: The PhysioNet/computing in cardiology challenge 2017. In Proceedings of the IEEE Computing in Cardiology (CinC), Rennes, France, 24–27 September 2017.
- 24. Pinto, J.R.; Cardoso, J.S.; Lourenço, A. Evolution, current challenges, and future possibilities in ECG biometrics. *IEEE Access* **2018**, *6*, 34746–34776. [\[CrossRef\]](http://dx.doi.org/10.1109/ACCESS.2018.2849870)
- 25. Xilinx. *Block Memory Generator*, 2021. v8.4. Available online: [https://www.xilinx.com/content/dam/xilinx/support/document](https://www.xilinx.com/content/dam/xilinx/support/documentation/ip_documentation/blk_mem_gen/v8_4/pg058-blk-mem-gen.pdf) [ation/ip_documentation/blk_mem_gen/v8_4/pg058-blk-mem-gen.pdf](https://www.xilinx.com/content/dam/xilinx/support/documentation/ip_documentation/blk_mem_gen/v8_4/pg058-blk-mem-gen.pdf) (accessed on 1 October 2021)
- 26. Xilinx. *7 Series Memory Resources*, 2021. v1.14. Available online: [https://www.xilinx.com/support/documentation/user_guides](https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf) [/ug473_7Series_Memory_Resources.pdf](https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf) (accessed on 1 October 2021)