

Review

Research Progress of Vertical Channel Thin Film Transistor Device

Benxiao Sun ^{1,2}, Huixue Huang ^{1,2}, Pan Wen ^{1,2}, Meng Xu ², Cong Peng ² , Longlong Chen ^{2,*} , Xifeng Li ^{2,*} and Jianhua Zhang ²

¹ School of Microelectronics, Shanghai University, Shanghai 201800, China; sunbenxiao@shu.edu.cn (B.S.)

² Key Laboratory of Advanced Display and System Applications, Ministry of Education, Shanghai University, Shanghai 200072, China

* Correspondence: llchen@i.shu.edu.cn (L.C.); lixifeng@shu.edu.cn (X.L.)

Abstract: Thin film transistors (TFTs) as the core devices for displays, are widely used in various fields including ultra-high-resolution displays, flexible displays, wearable electronic skins and memory devices, especially in terms of sensors. TFTs have now started to move towards miniaturization. Similarly to MOSFETs problem, traditional planar structure TFTs have difficulty in reducing the channel's length sub-1 μ m under the existing photolithography technology. Vertical channel thin film transistors (V-TFTs) are proposed. It is an effective solution to overcome the miniaturization limit of traditional planar TFTs. So, we summarize the different aspects of VTFTs. Firstly, this paper introduces the structure types, key parameters, and the impact of different preparation methods in devices of V-TFTs. Secondly, an overview of the research progress of V-TFTs' active layer materials in recent years, the characteristics of V-TFTs and their application in examples has proved the enormous application potential of V-TFT in sensing. Finally, in addition to the advantages of V-TFTs, the current technical challenge and their potential solutions are put forward, and the future development trend of this new structure of V-TFTs is proposed.

Keywords: ultra-high-resolution; flexible display; miniaturization; vertical channel; application in sensing; thin film transistor; photo lithography



Citation: Sun, B.; Huang, H.; Wen, P.; Xu, M.; Peng, C.; Chen, L.; Li, X.; Zhang, J. Research Progress of Vertical Channel Thin Film Transistor Device. *Sensors* **2023**, *23*, 6623. <https://doi.org/10.3390/s23146623>

Academic Editor: Michael J. Schöning

Received: 23 June 2023
Revised: 12 July 2023
Accepted: 17 July 2023
Published: 23 July 2023



Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

The new technological revolution and continuous socio-economic development have led to rapid progress in new planar panel display technology. The demand for display and sensing technology is increasing.

Display and sensing technology has begun to develop towards ultra-high-resolution [1–3], low power consumption, large size, and flexibility [4–10]. In addition, the thin film transistor (TFT) plays a significant role as the core unit device. TFT is increasingly used in many electronic devices. The rapid updates and upgrades of these related electronic devices and products are inseparable from the progress of TFT technology in electrical performance, material, and process optimization [11–14].

As we all know, the function of sensors is to convert external signals into identifiable electrical signals. The indicators for evaluating the performance of sensors generally include sensing sensitivity, sensing resolution, triggering sensitivity, and so on. Based on our research experience in sensors, such as piezoresistive, or capacitive sensors, these basic sensing units may be limited in terms of inspection range or sensitivity due to their own material characteristics. Currently, a relatively simple method is to integrate thin film transistor (TFT) with sensors to form active sensors, improving the overall performance of sensor components. By integrating sensors with thin film transistor processes, the geometric dimensions of sensor devices can be reduced, and higher dimensional resolution sensor arrays can be manufactured. Therefore, the development of smaller TFT devices is of great significance to further reduce the geometry of TFT-sensor devices.

However, the problems encountered in the development of TFTs are very similar to those encountered in MOSFETs [15–24], to reduce the TFT footprint, achieve high-resolution, good sensing requirements, and improve integration density, it is necessary to reduce the TFT length of the channel. The reduction of channel length in traditional planar TFT is limited by the photolithography tools used in TFT manufacturing equipment, making it difficult to reduce the channel size of TFT to the sub-1 μm size.

A novel three-dimensional TFT structure, vertical channel thin film transistor (V-TFT) has been proposed. Compared to traditional planar TFT structures, this new type of TFT structure can effectively solve a series of problems caused by the reduction of TFT device size, under existing photolithography accuracy conditions, V-TFT can easily achieve sub-1 μm channel lengths, achieve larger aspect ratios W/L , and higher packaging density, greatly reducing the occupied area of TFT devices. The application of this V-TFT to sensors will result in a significant increase in the vast majority of the sensing performance. Because the V-TFTs have a shorter channel used in sensors, due to the shortening of the channel, the carrier transport speed in the same conditions will be faster. Thus, shorter channel TFT preparation of the sensing sensitivity will result in faster sensing speed and better trigger sensitivity.

V-TFT has many advantages that planar devices cannot achieve, studying and improving the structure and material properties of V-TFT is of great significance with the development of next-generation ultra-high-resolution displays, flexible displays, and low-power sensor devices. The first part of this review was written to comprehensively elaborate on the research progress of V-TFT, including the structure types, key parameters, different preparation process methods and the spacer layer. The second part provides an overview of V-TFT active layer materials in recent years, and the characteristics of their applications using examples are considered. The last part provides an overview of the applications of TFT in sensors, and the advantages of V-TFT's application in sensors is considered. This is followed by a brief summary of other applications of V-TFT, such as advanced displays, flexible electronics and memory. We summarize the problems and solutions faced by the overall development and further prospects for the future development direction of V-TFT. Figure 1 shows the overall Logical framework of the article.




Figure 1. Logical framework for V-TFT introduction.

2. V-TFT Device Key Parameters

In V-TFT devices, the key parameters for evaluating the electrical performance include the carrier mobility (μ), subthreshold swing (SS), and on-off current ratio ($I_{\text{on}}/I_{\text{off}}$). Therefore, in this section, we will provide a detailed introduction to these parameters.

Firstly, we will introduce mobility. Regardless of V-TFT or planar TFT, the core component is the active semiconductor layer. However, the carrier mobility in TFT devices cannot be simply equated to a single-layer semiconductor active layer because the semiconductor active layer in TFT devices is affected by interface states. In V-TFT, the active semiconductor

layer is mainly affected by the spacer layer, source electrode, drain electrode, and gate insulator layer. Therefore, using only electron or hole mobility cannot accurately describe the carrier movement in the device. In actual device research and preparation, mobility can be extracted from the saturation region and linear region of the transfer characteristics, corresponding to two different carrier mobilities. When extracting the mobility from the saturation region of the transfer characteristics, the mobility is composed of transfer curves at a larger V_{ds} , and the slope of the transfer curve (g_m) can be expressed as:

$$g_m = \left. \frac{\partial(\sqrt{I_{ds}})}{\partial(V_{gs})} \right|_{(V_{ds} = \text{constant})} = \left(\frac{W}{L} \frac{C_{ox} \mu_{sat}}{2} \right)^{\frac{1}{2}} \quad (1)$$

A slight variation of Equation (1) gives an expression for the saturation mobility:

$$\mu_{sat} = \frac{2Lg_m^2}{WC_{ox}} \quad (2)$$

When the mobility is extracted in the linear region of the transfer characteristic, the mobility consists of the transfer curve at smaller V_{ds} , and the slope of the transfer curve, g_m , can be expressed as:

$$g_m = \left. \frac{\partial(I_{ds})}{\partial(V_{gs})} \right|_{(V_{ds} = \text{constant})} = \frac{W}{L} C_{ox} \mu_{FE} V_{ds} \quad (3)$$

A slight variation of Equation (3) gives an expression for the mobility of the linear region:

$$\mu_{FE} = \frac{Lg_m}{WC_{ox}} V_{ds} \quad (4)$$

In the active semiconductor layer of a V-TFT, the mobility μ is subject to a variety of scattering regimes, including lattice vibrations, grain boundary effects, and other defect states such as doping impurities. In summary, the mobility of a V-TFT is the average rate of carrier movement per unit of electric field strength, which directly affects the operating frequency and operating current of the V-TFT device, and it is particularly important to adopt the correct method to extract and calculate the mobility of the device.

In addition, the subthreshold swing of the V-TFT is a particularly important device parameter. The subthreshold swing reflects the specific characteristics of the transition region from the off-state to the on-state in a V-TFT device. It is related to the density of defect states (subgap traps) in the band gap at the Fermi energy level [25], and the subthreshold swing can be expressed as:

$$SS = \ln 10 \frac{k_B T}{e} \left(1 + \frac{e D_{sg}}{C_G} \right) [\text{meV decade}^{-1} \text{ at } 300 \text{ K}] \quad (5)$$

The specific definition of subthreshold is:

$$SS = \left\{ \frac{d \log(I_{ds})}{dV_{gs}} \right\}^{-1} \quad (6)$$

From Equation (6), SS is the increase in V_{gs} required for every ten-time increase in I_{ds} in the region of the transfer characteristic. The smaller the sub-threshold swing, the better the device performance of the V-TFT will be.

In the switching current ratio I_{on}/I_{off} , I_{off} is the tiny current between the source and drain when the V-TFT device is in the off-state. This current I_{off} is known as the off-state current and is also the minimum current I_{ds} in the characteristic transfer curve of the device. The parameter I_{on} is the maximum current value I_{ds} in the transfer characteristic curve when the V-TFT device is in the on state. The maximum I_{ds} is controlled by V_{gs} and V_{ds} , but is also influenced by other factors, such as the size of the structure and the gate insulator.

In summary, the switching current ratio I_{on}/I_{off} is the ratio between the maximum I_{ds} and the minimum I_{ds} in the device's transfer characteristic curve, and it reflects the switching capability of the device. The higher the switching current ratio, the better the relative performance of the device.

3. The Structure of V-TFT Devices

The V-TFT structure is different from traditional planar structure. Generally speaking, the source electrode and drain electrode of the V-TFT structure are not in the same plane, they separate the source electrode and drain electrode vertically using a thin layer of insulator material called a spacer, the channel is located between the source electrode and the drain electrode, which is attached to the vertical sidewall of the spacer layer, and the flow direction of conductive carriers is in the vertical direction. That is the channel carrier flow direction is perpendicular to the horizontal substrate direction, so it is called V-TFT.

At present, the V-TFT structure with the most reports will have a separate layer of material explicitly used as the spacer layer for the device. The mesa structure is the most representative, Ahn et al. reported a mesa structure [26], in this basic mesa structure, the size of the source electrode and the drain electrode is inconsistent, the second deposited electrode is deposited after the spacer layer material, aligning the electrode size with the spacer layer material size. Afterwards, the active layer, gate insulator (GI) layer, and gate electrode are deposited sequentially after the drain electrode.

Ryoo et al. prepared a structure similar to a "double gate" by sharing the source electrode and drain electrode [27], the structure can be equivalent to two V-TFTs in parallel, and the two end gate control the channel on each side to conduct the carrier. This type of "double gate" structure will save more space compared to the basic mesa structure when all other preparations are the same.

Kim et al. prepared another "double gate" structure [28], and proposed a vertical structure of "active cut" by "cutting off" the previous gate insulator layer and the active layer. This "active cut" structure is compared to a normal structure; it has higher mobility and a higher switching ratio, which can better avoid the floating body effect of devices and effectively reduce the off-state current. Figure 2 show the different V-TFT structure.




Figure 2. (a) Schematic diagram of mesa-shaped vertical structure [26]. (b) "Double gate" vertical structure sharing S and D electrodes [27]. (c) "Active-cut" vertical structure [28]. (d) Schematic Diagram of Trench Vertical Structure [29].

Based on these vertical structures, Ahn et al. proposed a trench-type vertical structure [29]. Unlike the mesa structure, in this trench-type vertical structure the source electrode and drain electrode have the same size. During the process of etching to form a vertical channel sidewall, the shape is similar to a trench type. Hence it is called a trench-type vertical structure, and the schematic diagram is shown in Figure 2d, this structure is compared to a mesa vertical structure. The test results indicate a higher mobility, it can effectively suppress the impact of Drain Induced Barrier Lowering (DIBL) on the device.

The V-TFT structure mentioned above utilizes a spacer layer to separate the source and drain electrodes, creating a vertical structure. Additionally, there have been reports of using gate electrodes to replace spacer layers for this purpose [30,31]. As shown in Figure 3a, in the structure proposed by Baek et al. [30], the interface between the gate electrode, the source electrode, and the drain electrode has a growing interlayer dielectric (ILD), to block the electrical interconnection between metals. This structure does not require the deposition of an additional spacer layer in addition to depositing three types of electrodes. The channel length of this V-TFT is determined by the thickness of the deposited gate electrode.




Figure 3. (a) The vertical structure of the gate electrode as a spacer layer [30]. (b) The active layer itself serves as the vertical structure of the spacer layer [32].

There is also a structure using In-Ga-Zn-O (IGZO) as the active layer, where the active layer separates the source electrode from the drain electrode in the vertical plane and the active layer itself acts as a spacer layer [32,33]. Figure 3b show the schematic diagram. This special vertical structure is based on the graphene-IGZO junction, utilizing the advantages of graphene's high mechanical strength and high transport current make the conductive direction of the charge carriers in the active layer all perpendicular to the substrate direction, exhibiting high switching current ratio and high current density. The unique vertical transistor architecture can readily enable ultrashort channel devices with very high delivering current and exceptional mechanical flexibility. The channel length of this V-TFT is determined by the thickness of the deposited semiconductor active layer.

4. V-TFT Preparation Process and Spacer Material Selection

The preparation process of V-TFT is similar to that of traditional planar TFT. The vast majority of equipment is universal, physical vapor deposition (PVD), plasma enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD), solution spin-coated, the source electrode, the drain electrode, and the gate electrode of the deposition device are mainly used.

For devices, individual depositing of the source electrode and drain electrode by spacer materials separate. When preparing the source electrode of V-TFT, PVD is usually used to first deposit electrode film material which immune in dry etching. This purpose is to prevent the electrode material from being over etched during subsequent dry etching of other metal electrodes and spacer layers. A source electrode is formed by photolithography, development, etching, and patterning of electrodes.

After depositing the source electrode, a spacer material layer is deposited using PECVD, or a solution spin-coated method is used to spin-coat a spacer material layer.

Kim et al. found [28] that inorganic materials deposited by PECVD and organic materials spin-coated by solution also have a certain impact on the vertical angle of the formed vertical sidewalls, as shown in Figure 4a,b. The device uses solution spin-coated PI as the spacer layer. The closer the vertical angle of the device channel formed is to 90° , the better the device's performance.




Figure 4. FIB-SEM images using (a) PECVD-grown SiO_2 and (b) spin-coated PI spacers [28].

Afterwards, Hyeong Rae Kim from the same research group used plastic PEN material as a flexible substrate, and spin coated PI as spacer material using a solution spin coating method to prepare a flexible V-TFT that can bend and fold [34]. The V-TFT prepared using this method also has a vertical sidewall close to 90° , providing a very useful reference value for the miniaturization, bending, and scalability of flexible electron sensors. Figure 5a–c shows a cross-sectional view of this V-TFT device preparation, a layout, and an elastic bending schematic delaminated from the glass plate, respectively, and Figure 5d shows an FIB-SEM image of the prepared V-TFT.




Figure 5. (a) Cross sectional view of flexible V-TFT. (b) Preparing the layout designed for V-TFT. (c) Schematic diagram after delaminated from the glass substrate. (d) Device image of FIB-SEM [34].

In the selection of spacer materials, different factors need to be taken into account, such as insulation properties, process preparation compatibility, surface properties of the material and the cost feasibility of preparing the material. Here we present the selection criteria in a simple table, see Table 1. However, in the actual preparation and further development of the V-TFT, more factors need to be taken into account in order to develop a better performing V-TFT device. Here we are just illustrating a few of the more critical factors.

Table 1. Spacer material evaluation indicators for selection.

Spacer Material Selection Indicator	Material Types	Process Compatibility	Interface Properties	Cost Controllability
Selection requirements	Good insulating properties	Compatible with the other material preparation process	Minimize interface effects such as interface defects	The preparation process reproducible, large areas and low cost

The thickness of the spacer during deposition or spin-coating is also a question worth studying. To achieve the advantages of V-TFT compared to traditional planar TFT, the spacer thickness is less than 1 μm , mostly between 100 nm and 500 nm [27–29,34]. One can use PVD to deposit a layer of metal film on the spacer as a drain electrode film. The drain electrode is also formed through photolithography, development, and etching patterning.

At this time, patterning the spacer is the most important step in forming a vertical sidewall. The spacer was dry etched using reactive ion etching (RIE) in dry etching. By controlling the dry etching time, a vertical sidewall was ultimately formed. Afterward, the deposition of the V-TFT stack structure was initiated, consisting of three parts: the active layer, the gate insulator layer, and the gate electrode. Using PVD or ALD to deposit active layer materials above the active layer, the active layer is formed through photolithography, development, and etching patterning. Afterward, the same method is used to deposit the gate insulator layer and gate electrode. In relevant reports it was found that [35–37] when using ALD to deposit all layers, the V-TFT device formed a more obvious vertical sidewall profile when forming a vertical sidewall. This is due to the high conformability of ALD.

Figure 6 shows a graph of the comparison between using an ALD deposited stack structure and using a sputter deposited stack structure. It is clear from Figure 6 that the device performance of the ALD deposited stack structure is significantly better than the sputter deposited stack structure.




Figure 6. V-TFT transfer characteristic ($I_{ds} - V_{gs}$) prepared by different deposition methods (a) ALD deposition (b) sputtering deposition (c) transfer characteristic changes of 6 devices deposited by ALD (d) transfer characteristic changes of 6 devices deposited by sputtering [36].

After the formation of the vertical sidewall, in addition to the main conductive current path formed at the interface, the area between the gate insulator layer and the active layer also forms the current path. At the interface between the active layer of V-TFT and the spacer layer that separates the source electrode and drain electrode, a conductive current path parallel to the main current is also formed, which is called the back channel current. This interface is called a back channel interface. The leak electrode passes through the spacer layer in the resulting electric field line, causing it to collect charges at the interface between the active layer and the spacer layer. Under off-state conditions, this kind of back channel current is the main factor of the drain leakage current.

The gate capacitance per unit area increases with the decrease of the gate insulator layer. At this time, the equivalent capacitance at any point at the interface between the gate electrode and the back channel increases. That is, the gate capacitance per unit area increases. If the parasitic resistance with smaller values is ignored, the voltage at any point at the interface between the active layer and spacer can be expressed as [38]:

$$V_{bg} = V_{dg} \left(\frac{C_{bd}}{C_{bd} + C_{eq}} \right) \quad (7)$$

V_{bg} represents the voltage value between the back channel interface and the gate electrode, V_{dg} represents the voltage value between the drain electrode and the gate electrode, C_{bd} represents the capacitance value between the back channel interface and the drain electrode and the C_{eq} represents the equivalent capacitance value per unit area. From Equation (7), it can be seen that as the equivalent capacitance of the gate increases, the correlation between the back channel voltage and the drain electrode bias will decrease. From this, it can be seen that a decrease in the thickness of the gate insulator layer will reduce the drain electrode current, as a decrease in the thickness of the gate insulation layer will enhance the gate's ability to control the back channel.

The gate serves as the spacer, or the active layer itself serves as the vertical structure of the spacer, and its preparation process is similar to the above method, except for different deposition sequences and types of materials used. There are still many areas for improvement in the V-TFT process method mentioned above. As a new type of TFT device structure, the unique nature of its structure leads to some common problems in the process of V-TFT, such as the back channel effect [39,40]. Due to the back channel effect of V-TFT, its leakage current is higher; in 2021, the Sung et al. research group conducted a detailed analysis of the impact of the back channel effect [41], and a detailed study was conducted on the elements between the channel layer and spacer layer using time-of-flight secondary ion mass spectrometry (ToF-SIMS).

During the etching of the spacer layer, a large number of impurities remain in the back channel area; there are a large number of interface and defect states, and this rough vertical sidewall can cause an increase in the off-state current of the device. Therefore, further optimization of the process is one of the key factors in the development of V-TFT. Lee et al. proposed a solution to the problem of the back channel effect [26]; after patterning the back channel, a layer of SiO_2 was deposited using ALD as the protection layer (PL) and patterned. Compared with devices without a protective layer, V-TFT with a protective layer significantly reduces its subthreshold swing (SS). Figure 7 is a schematic diagram of this method.

In addition, by setting a reasonable spacer thickness and adjusting its process parameters, the prepared V-TFT can achieve a lower leakage current of the drain electrode. TFT and MOSFET belong to the metal-insulator semiconductor field effect transistor (MISFET) three-terminal device structure. According to the Gradual channel approximation (GCA) equation [42]:

$$I_d = \frac{W}{L} \cdot \frac{\mu C_{ox}}{2} \left[2(V_{gs} - V_{th})V_{ds} - V_{ds}^2 \right] \quad (8)$$

I_d is the drain driving current, W/L is the width to length ratio of the channel, μ is the device mobility, C_{ox} is the per unit gate oxide layer capacitance. V_{gs} , V_{th} and V_{ds} are

the voltage between the gate electrode and the source electrode, and the voltage between the source electrode and the drain electrode. According to Equation (8), the drain driving current is inversely proportional to the length of the channel. Under certain conditions, the shorter the channel length of the device, the greater the drain driving current. In V-TFT devices, by adjusting the channel length and ensuring appropriate process conditions, a larger drain driving current will be obtained. Therefore, reasonable regulation and exploration of the preparation process of V-TFT is a topic worthy of further research.




Figure 7. (a) Schematic diagram of the back channel region in V-TFT. (b) Schematic diagram of protection treatment for the back channel region [26].

5. The Development of V-TFT Active Layer Materials

Similar to planar TFT devices, the development of the active layer of V-TFT has followed the changes of amorphous silicon (a-Si), low temperature polycrystalline silicon (LTPS) and amorphous oxide semiconductor (AOS), but there is still much to explore in the change of the active layer of V-TFT.

5.1. a-Si as V-TFT Active Layer

As early as the end of the last century, inspired by the development of MOSFETs toward three-dimensional structures, Uchida et al. proposed the structure of V-TFT in 1984 [43]. Then in 1997, based on the excimer laser method, his team used a-Si as the active layer to prepare the V-TFT structure [31]. Due to the technical conditions at this time, the performance of the V-TFT device prepared could have been better. In 2005, Chan et al. prepared a 100 nm channel length V-TFT device using hydrogenated a-Si, with a unit area of one-third of the traditional planar TFT area [44].

5.2. Low Temperature Polycrystalline Silicon as V-TFT Active Layer

In devices with low-temperature polycrystalline silicon as the active layer, in 2008, Toure et al. prepared a quasi V-TFT structure by increasing the channel width at relatively low temperatures [45]. However, due to the channel width, the device size was too large. Later in 2013, their team optimized this quasi-V-TFT structure, which improved device performance. However, there were still issues with excessive overlapping areas of source and drain electrodes, resulting in high off-state current [46].

5.3. AOS and Other Materials as V-TFT Active Layers

In devices with amorphous oxide semiconductors (AOS) as active layers, there are various types of AOS. However, due to the relatively low cost and large mobility of ZnO and IGZO compared to other AOS, the selection of active layers for V-TFT is mostly focused on the research of ZnO and IGZO [47,48]. Moreover, due to the special structure of V-TFT, AOS is more advantageous as the active layer of V-TFT. That is, when forming a vertical sidewall structure, in addition to traditional sputtering such as PVD, AOS and gate

insulator layers used for AOS (for example, Al_2O_3 or SiO_2) can also be deposited using ALD with better conformal properties [49,50].

In the devices prepared with ZnO as the active layer in 2012, Nelson et al. used ZnO to prepare V-TFT devices [51]. Under the same preparation conditions, the mobility is ten times that of amorphous silicon. However, due to the fact that the gate serves as the spacer layer, the overlap capacitance between the gate electrode and the top source electrode is large. In the following year, their team applied the prepared V-TFT device to the ring oscillator, and the ring oscillator performed well [52]. This indicates that V-TFT also has great potential in circuit applications. In 2015, Sun et al. used spatial atomic layer deposition (SALD) to deposit ZnO as channel material [39], V-TFT devices with the gate as the spacer were prepared. By comparing the simulation and experimental results, the behavior of defects was simulated, and it was found that the defects were caused by the large defect state in the back channel. In 2016, Yeom et al. used the sputtering method to deposit IGZO and plasma enhanced atomic layer deposition (PEALD) to deposit InO_x as two different active layers of V-TFT. The V-TFT tested has a high turn on state current [53].

From 2017 to 2023, Sung et al. conducted multiple research works on V-TFT prepared with IGZO as the active layer. This includes optimizing the structural design of V-TFT in the layout [54], selecting appropriate gate dielectric layer materials [27], optimizing the active layer, and so on. In the optimized active layer, the IGZO active layer suitable for V-TFT can be obtained by adjusting the different components of four elements in IGZO in ALD. Sung et al. deposited two different types of IGZO films in the vertical sidewall by adjusting the super cycle ratio of ALD to change the In, Ga, and Zn elements in IGZO, forming a double active layer [55]. Figure 8a–c shows the transfer curves of three types of V-TFT, ABC, by adjusting the composition of IGZO elements. The super cycle ratios of the three types of ABC are $\text{TEIn}:\text{In-Ga}:\text{DEZn} = 0:2:2$, $\text{TEIn}:\text{In-Ga}:\text{DEZn} = 1:2:2$, and $\text{TEIn}:\text{In-Ga}:\text{DEZn} = 2:2:2$. The atomic percentages of In, Ga, Zn, and O in ABC are 4:20:24:52, 10:14:26:50, and 15:11:22:52, respectively. By forming a two-dimensional electron gas junction on the back channel of V-TFT, the threshold voltage drift of the double active layer is greatly reduced compared with that of the single active layer.




Figure 8. (a) Device type A transfer curves at different voltages. (b) Device type B transfer curve at different voltages. (c) Device type C transfer curve at different voltages. (d) Ratio of I_{on} at $V_{\text{ds}} = 1$ V to I_{on} at $V_{\text{ds}} = 0.1$ V for three devices [54].

In addition to using IGZO as the active layer, Yin et al. used co sputtering deposition of composite crystal ITO-ZnO as the active layer of V-TFT [56]. Their test found that the V-TFT structure with a designed overlap area (OA) of $0.5\mu\text{m}$ between the source electrode and drain electrode has high on/off current ratio performance, up to 10^7 . Figure 9a,b shows the TEM images of this V-TFT and the transfer characteristics of the device under different V_{ds} voltages.




Figure 9. (a) TEM Image of V-TFT active layer with composite crystal ITO-ZnO. (b) Transfer characteristics of V-TFT active layer devices with composite crystal ITO-ZnO at different voltages [56].

In order to comprehensively show the development state of V-TFT in recent years, some representative V-TFT devices have been summarized. Table 2 summarizes the key parameters of V-TFT in recent years, including mobility μ , subthreshold swing, threshold voltage V_{th} , current ratio I_{on}/I_{off} , materials used for depositing active layers, and their deposition methods. From Table 1, it can be seen that the progress and development of V-TFT are not linear, but rather a nonlinear development.

Table 2. Data Comparison of Key Parameters of V-TFT Devices in Recent Years.

Years	Mobility (cm^2/Vs)	I_{on}/I_{off}	SS (mV/dec)	Channel Length (nm)	Active Layer Materials	Method	Reference
2008	N/A	10^8	800	100	a-Si:H	sputtering	[44]
2012	0.03	10^4	3000–6000	310	IGZO	sputtering	[57]
2012	12.7	5×10^7	70	500	ZnO	ALD	[51]
2013	3.96	10^3	3600	1000	Poly silicon	sputtering	[46]
2013	11.8	2×10^7	600	500	IGZO	sputtering	[58]
2014	3.3	8.8×10^6	400	500	ZnO	ALD	[35]
2015	0.2	10^4	400	300	IGZO	sputtering	[59]
2017	7.1	10^3	1200	300	IGZO	ALD	[28]
2018	N/A	10^5	900	121	In_2O_3	solution	[60]
2019	5.96	3.3×10^7	210	300	ITO-stabilized ZnO	sputtering	[56]
2021	3.21	6.9×10^7	460	250	IGZO	ALD	[36]
2021	0.1	8.8×10^3	800	160	IGZO	ALD	[41]
2021	0.19	10^6	540	130	IGZO	ALD	[27]
2022	2.2	4.2×10^9	430	170	IGZO	ALD	[54]
2022	24.1	1.2×10^9	213	400	IGZO	ALD	[29]
2023	N/A	4.8×10^9	180	150	IGZO	ALD	[55]

6. The Advantages and Practical Applications of V-TFT

V-TFT has a number of unique advantages over conventional planar TFT structures, we have summarized the advantages and details of V-TFT in Table 3, and the V-TFT has the following characteristic advantages:

- (1) V-TFT structures are independent of the requirements of high-precision photolithography, precise control of the channel length by adjusting the thickness of the deposited

- film (spacer layer) allows easy access to sub-1 μm channel lengths. Independent of high-precision photolithography requirements, it will reduce significant costs.
- (2) The shortening of the V-TFT channel length, which enables the requirement for a high-resolution TFT display and an increase in the corresponding pixel density. Higher package densities are obtained, and their integration is increased.
 - (3) The reduction of the V-TFT channel length enables the TFT width-to-length ratio W/L to increase, achieves lower power consumption, allows control of high currents at low voltages, and greater on-state currents under the same conditions.
 - (4) The channel structure of the V-TFT is on a vertical sidewall, and when the device itself is bent and stretched by the flexible substrate, the device will not be much affected by the bending of the substrate because the channel direction is perpendicular to the substrate. This will enable us to meet the needs of today's society in terms of ultra-high-resolution displays and flexible displays.

Table 3. Summary of the advantages of V-TFT.

Device Type	Channel Aspects	Physics Aspects	Structure Aspects
Planar TFT	Lithography equipment limitations make it difficult to achieve sub-micron channel length	Difficulty in obtaining high current at low voltage, challenge in improving packaging density	The structure itself is greatly affected by bending
Vertical TFT	Independent from high precision photolithography requirements and easy access to sub-micron channel length	Smaller size, high-resolution, low power consumption, higher integration	Channel direction is perpendicular to the substrate, not affected by the bending of the substrate

The greatest advantage is that V-TFT devices take up less area under the same conditions [53], this makes it valuable for a wide range of applications in ultra-high resolution displays and the miniaturization of devices. As shown in Figure 10, a cross section comparison of the V-TFT and conventional planar back channel etching (BCE) structured TFT, self-aligned structured TFT with their smallest individual device dimensions. A comparison of the three structure diagrams easily shows that the V-TFT has the smallest area. Most AMOLED use 2T1C circuits as ultra-high resolution display panels, where conventional planar TFTs are large in size, and short-channel TFTs should be selected. On the other hand, the short channel size of V-TFT is a unique advantage that will allow the application of this display panel when it is mature.




Figure 10. Cross section comparison of three different TFT structures: (a) V-TFT structure cross section diagram. (b) Back channel etching TFT structure cross section diagram. (c) Self-aligned TFT structure cross section diagram [53].

Flexible electronics are also being used more and more in the display field [59]. Due to its unique structural characteristics, the V-TFT has its conducting channel carriers oriented perpendicular to the substrate. Its structure is hardly affected by substrate bending during the bending process. Yuan et al. have applied V-TFT to the flexible field and prepared this structure with logic circuits on substrates [32]. Simple circuits were prepared using the V-TFT, including inverters, NOR logic gate, and NAND logic gate etc. Figure 11 shows the schematic diagram of the circuit prepared and its input and output states' diagrams.




Figure 11. V-TFT applied to: (a) schematic diagram of testing under bending conditions [58]. (b) PET flexible substrate. (c) prepared inverter. (d) diagram of the relationship between the input and output of the prepared inverter and its gain. (e) prepared NOR logic gate. (f) four typical input-output state diagrams of prepared NOR logic gate. (g) schematic diagram of prepared NAND logic gate. (h) four typical input and output state diagrams of the prepared NAND logic gate [32].

In addition, like MOSFET, three-dimensional structures are used in new storage technologies [61–64], V-TFT can also be used in the field of memory devices. In 2020, Kim et al. successfully applied the prepared V-TFT device structure to 3D NAND memory with a storage window of up to 15 V and a retention time of up to 10 years [37]. Figures 12a and 12b respectively show the fabricated devices, including variations in MW width for the fabricated V-CTM TFT using sputtered and ALD-grow IGZO active channel layers. Figure 12c,d shows the relationship between the current of the V-TFT prepared memory and the variation of Retention time and Pulse width.

Otherwise, YANGTZE River Storage company used unique and innovative X-tacking storage architecture with 3D NAND [65], this structure also has a vertical channel conductivity direction, and vertical structures are used in memory devices, which is a major direction for future development. Combining V-TFT with 3D NAND storage technology, will lead to more meaningful development of device properties.




Figure 12. (a) I_{ds} - V_{gs} characteristics and the (b) variations in MW width for the fabricated V-TFT charge-trap memory using sputtered and ALD-grown IGZO active channel layers. (c) Variations in the on- and off-programmed I_{ds} 's of the fabricated V-TFT charge-trap memory (d) Variations in the on- and off-programmed I_{ds} 's with a lapse of memory retention time for 10^4 s at RT [37].

7. Huge Potential for V-TFT Applications in Sensing and Other Areas

Due to the fact that V-TFT is a new type of structural device, there are still few reports on V-TFT. However, V-TFT is one of the types of TFT that differs from conventional planar TFT structures only in that the conductive direction has been changed from a two-dimensional plane to a three-dimensional conductive direction. There are numerous reports of TFT applications in flexible electronics, as described in this paper's introduction. Figure 13 illustrates a diagram of a TFT in a flexible electronics sensing application [66].




Figure 13. Application of TFT in flexible electronics sensing application [66].

As can be seen in Figure 13, TFT has numerous applications in flexible electronics, including sensing technology, electronic paper, memory, LCD and LED, optoelectronics, and biotechnology. In particular, in sensing technology, TFT can be used in numerous areas of sensors [67–78], such as pressure sensors, biosensors, chemical sensors, etc. Next, we will introduce some specific examples of TFT applications in the field of sensors.

Tae-Hwan Hyun et al. proposed a completely transparent and flexible high-performance pH sensor based on an a-IGZO TFT transducer, which has a coplanar double grid structure on a polyimide substrate [79]. It was also verified experimentally that after 500 bending cycles, this TFT-based chemical sensing still exhibited good stable, and reliable high-sensitivity. Figure 14 shows the schematic diagram of this TFT-based chemical sensing. This offers a significant range of applications for TFT in PH detection sensors.




Figure 14. Schematic illustration of an a-IGZO coplanar dual-gate TFT transducer and SnO₂ EG sensing units. The dotted line represents the electrical connection between the two units [79].

In addition to TFT-based chemical sensing for PH sensors, there are also TFT-based chemical sensing for toxic gas detection, such as NO₂ toxic gas. McAlpine, M. C et al. use the TFT with excellent chemical sensors, and exhibit parts-per-billion detection NO₂ toxic gas. These sensors also can distinguish acetone and hexane vapors via distributed responses. The excellent sensing performance coupled with bendable plastic could open up opportunities in portable, wearable, or even implantable sensors. Figure 15 shows the TFT schematic for the preparation of this chemical sensor, the flexible sensor chip, and SEM image of an array of nanowire sensors, which detect the chemical gas electrical curves, respectively. This shows that TFTs have great potential for detecting toxic chemical gases.

Based on TFT integration, chemical sensing can also detect other chemicals. Yoo, T.-H et al. use the Ag NW as the top gate electrode to prepare an electrode that could detect biologically relevant species such as H₂O₂, b-d-glucose, d-glucono-1,5-Lactone, and lactic acid in aqueous media [81]. This provides several ideas for further research using TFT integrated chemical sensors. Figure 16 shows the relevant schematic diagram of this chemical sensing.




Figure 15. (a) Schematic illustration TFTs on plastic, with the electrodes and various layers labelled. (b) SEM image of an array of nanowire sensors based on TFT. Each device (horizontal strip) is contacted by two Ti electrodes (oriented vertically). Inset: Digital photograph of the flexible sensor chip. (c) Electrical response of a nanowire sensor to 20 p.p.m. (red curve), 2 p.p.m. (blue curve), 200 p.p.b. (green curve), and 20 p.p.b. (black curve) NO_2 diluted in N_2 . The gas is introduced to the sensing chamber after 1 min of flowing N_2 . Inset: An extended response of the sensor to 20 p.p.b. NO_2 ; the gas is introduced after 20 min of flowing N_2 [80].




Figure 16. (a) Schematic of the TFT integrated in the PDMS chemical sensor. (b) The schematic view of IGZO TFT based sensor. (c) Photograph of the PDMS chemical sensor flow system. (d) SEM image of Ag NW mesh top gate electrode on IGZO TFT based sensor [81].

Chemical sensing prepared using TFT integration can also be integrated into a large-scale sensing system. Stefan Knobelspies et al. fabricated gas chemical sensing on a free-standing flexible polyimide foil [82]. This chemical sensing can detect various trace gases. Figure 17 shows a diagram of how this TFT sensing system works.




Figure 17. Schematic diagram of the working principle of a chemical sensor for the detection of different gases prepared by TFT integration. The desired gas mixture is prepared by four mass flow controllers (MFC 1–4), each connected to a different gas species [82].

In addition, Marco R. Cavallari also reported a chemical sensor system based on TFT integration, which is based on P3HT TFT and can also accurately detect some gases. Figure 18 is a schematic diagram of this TFT integrated chemical sensor system.




Figure 18. Gas detection system for chemical sensors and P3HT TFTs [83].

In terms of the specific application of V-TFT to sensors, Zhu, X et al. prepared V-TFT integrated into nanopores, and self-aligned nanoscale V-TFT integrated sensors can detect single bio-molecules for charge sensing [84]. In addition, using this V-TFT integrated nanopore sensor device, it is possible to detect both ion conductance blockade signals and TFT electrical current modulation signals. In this report, V-TFT integrated sensing

to achieve charge-based single-biomolecular technology for basic research as well as for biosensing applications. Figure 19 shows a schematic diagram of how this V-TFT integrated sensor works.




Figure 19. (a) Schematic of a V-TFT nanopore device and translocation experiment setup that concurrently measure both ionic and V-TFT signals. (b) Close-up schematic of the V-TFT nanopore device [84].

In the previous section, we described the practical applications of TFTs for chemical and other types of sensing respectively. Each of these examples effectively demonstrates the wide range of applications for which TFT can be used to prepare sensors.

In addition, the V-TFT has more potential for future applications in sensors. The unique vertical structure of the V-TFT, and its application in sensors will have the following advantages:

- (1) V-TFT-based sensors are expected to have high sensitivity and high responsiveness. Because the V-TFT channel length is shorter compared to conventional TFT channels, the carrier transfer rate becomes faster under the same conditions, a characteristic that makes V-TFT-based sensors much more sensitive and responsive than planar TFT sensors under the same conditions.
- (2) Since one of the advantages of V-TFT over conventional TFT is the small footprint, V-TFT-based sensors can offer unique advantages in higher resolution applications. In chemical sensors, this means being able to sense and measure changes in the concentration of target molecules in greater detail. The high resolution and precision provides more accurate analytical results and increases the sensitivity and reliability of the chemical sensor.
- (3) Now, it has been reported that the V-TFT has a low leakage current [56]. In sensor applications, this also means that small current changes or signals can be measured more accurately, improving the sensitivity and accuracy of the sensor.

As an important structure of TFT, V-TFT has advantages that are not comparable to conventional planar structures. The unique characteristics of V-TFT can meet the needs of miniaturization development of chemical sensors mentioned above, achieving higher detection sensitivity in turn. In addition, with future developments, the preparation of inorganic and organic V-TFT will be integrated into a variety of sensors with a smaller size, smaller area, and lower power consumption than sensors integrated with conventional TFT.

In other potential applications, the biggest feature of V-TFT itself is its ability to miniaturize devices, which makes V-TFT applicable to various small devices in the future. Especially for AMOLED screens in ultra-high-resolution displays. The conductive structure itself is not affected by bending effects, and V-TFT can also be applied in flexible and wearable aspects.

8. Challenges and Prospects

There are many applications for TFT integration, but they are all trending towards miniaturization. These trends all require the TFT to be continuously decreased in size. As

the size of TFT continues to decrease, the vertical channel thin film transistor is an effective solution to the problem of miniaturizing the size of conventional planar lateral channel TFT.

Although V-TFT has many unique advantages compared to conventional planar devices, and some progress has been made in recent years, there are relatively few reports in V-TFT paper. In addition, its charge transport properties such as mobility and transfer could be lower than planar TFT, and I_{off} could be higher than planar TFT, these disadvantages are attributed to a number of urgent problems that need to be addressed:

- (1) During the etching process, the vertical sidewalls have a rough surface with the unavoidable introduction of impurities, which in turn causes higher off-state currents.
- (2) The reduced channel size of V-TFT devices will bring about the problem of the short-channel effect. To effectively suppress the short-channel effect, the thickness of the gate insulator layer needs to be reduced. The reduced in gate insulator thickness will inevitably lead to an increase in gate leakage current.

In addition, the process and choice of active layer material have a more significant impact on the performance of the V-TFT. For example, using a double active layer structure and including a protective layer in the vertical sidewalls can improve the V-TFT device's performance. Searching for the proper process and active layer material is an essential prerequisite for preparing V-TFT devices with excellent performance.

The aforementioned issues result in overall inferior charge transport properties of V-TFT compared to traditional TFT. We have summarized a Table 4 comparing the charge transport properties of V-TFT and traditional TFT, clearly illustrating the differences. The below compares shows the planar TFT and vertical TFT of all the devices charge transport properties which use the IGZO as the active layer.

Table 4. Charge transport properties of V-TFT compared with Planar TFT.

Device Type	Mobility (cm ² /Vs)	$I_{\text{on}}/I_{\text{off}}$	SS (mV/dec)	Reference	Device Dimension	Power Consumption
Planar TFT	8.82	1.07×10^9	330	[85]	Large	High
	11.5	2.4×10^{10}	200	[86]		
	16.4	1.1×10^{10}	340	[87]		
	10.8	9.2×10^7	226	[88]		
	36.187	3.56×10^7	315.45	[89]		
	12.7	7.6×10^5	340	[90]		
	45.3	10^8	210	[91]		
Vertical TFT	0.2	10^4	400	[59]	Small	Low
	7.1	10^3	1200	[26]		
	3.21	6.9×10^7	460	[36]		
	0.1	8.8×10^3	800	[41]		
	0.19	10^6	540	[27]		
	2.2	4.2×10^9	430	[54]		
	24.1	1.2×10^9	213	[29]		

Although the current charge transport properties of V-TFT are not as good as traditional planar TFT, the development potential of V-TFT is enormous, and further research on V-TFT is needed to improve charge transport properties.

How to form good vertical sidewalls and selecting suitable gate dielectric and active layer materials is also a topic worthy of further research. The V-TFT still requires a long-term exploration process, performance optimization, and reliability. Overall, the V-TFT has many advantages, but at the same time, it also faces many challenging tasks. In terms of future development directions, the V-TFT can still learn from the development of MOSFETs, and the development of the vertical field effect transistor (VFET) is also being actively researched [92–99]. The emergence of FinFETs and CAA-FETs, which provide reference ideas for the development of V-TFT, such as the development of C-Axis Aligned Crystal TFT

(CAAC-TFT) [100,101], which have a structure similar to that of CAA-FETs. With the development of various devices towards miniaturization, the V-TFT, due to its unique nature, will be of great advantage in the process of applying multiple miniaturization applications.

9. Conclusions

With the increasing demand for TFT technology in social applications, TFT technology is constantly being updated. Inspired by the vertical field effect transistor, the vertical thin film transistor (V-TFT) was developed to meet the requirements for low power consumption, large size, and low voltage control of high currents. V-TFT offers unique advantages compared with conventional planar TFT, but there are also many aspects for improvement. For example, how to form atomic-level conformality in the vertical sidewalls and form vertical sidewalls close to 90°, how to form good contact between the active layer and the interface state, etc., all need further research.

In conclusion, the performance of V-TFT can be improved by looking at the structure of the device, the preparation process, and the choice of active layer materials. V-TFT can be used in a wide range of applications, such as new displays, integrated circuits, sensors and flexible applications, due to its unique advantages. In the future, with the continuous maturity and improvement of vertical channel TFT technology, it is expected to become an important device replacing traditional planar TFT. It will be widely used in the commercialization of ultra-high-resolution and flexible electronic sensing.

Author Contributions: Conceptualization, B.S., P.W., C.P. and M.X.; methodology, B.S., P.W. and C.P.; formal analysis, B.S. and L.C.; investigation, B.S., P.W. and H.H.; resources, B.S. and L.C.; data curation, B.S., P.W. and H.H.; writing—original draft preparation, B.S., L.C. and X.L.; writing—review and editing, B.S., L.C., X.L. and J.Z.; supervision, L.C. and X.L.; project administration, L.C. and X.L.; funding acquisition, L.C. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by National Key Research and Development Program of China (2021YFB3600704).

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Choi, J.H.; Yang, J.H.; Pi, J.E.; Hwang, C.Y.; Kim, Y.H.; Kim, G.H.; Kim, H.O.; Hwang, C.S. The new route for realization of 1- μm -pixel-pitch high-resolution displays. *J. Soc. Inf. Disp.* **2019**, *27*, 487–496. [[CrossRef](#)]
2. Ohara, M.; Kohda, T.; Furuichi, S.; Nakada, T.; Kawase, K.; Kohda, Y.; Ishikawa, T.; Sumiyoshi, K.; Funakoshi, A. 13.2: Invited Paper: Recent Progress and Future Trend of Ultra-High-Resolution Large-Sized TFT-LCD Monitor Electronics. *SID Symp. Dig. Tech. Pap.* **2002**, *33*, 168–171. [[CrossRef](#)]
3. Kaya, S.; Schmidl, D.; Schmetterer, L.; Witkowska, K.J.; Unterhuber, A.; Aranha Dos Santos, V.; Baar, C.; Garhofer, G.; Werkmeister, R.M. Effect of hyaluronic acid on tear film thickness as assessed with ultra-high resolution optical coherence tomography. *Acta Ophthalmol.* **2015**, *93*, 439–443. [[CrossRef](#)] [[PubMed](#)]
4. Komatsu, R.; Nakazato, R.; Sasaki, T.; Suzuki, A.; Senda, N.; Kawata, T.; Jimbo, Y.; Aoyama, T.; Ohno, N.; Kawashima, S.; et al. Repeatedly foldable AMOLED display. *J. Soc. Inf. Disp.* **2015**, *23*, 41–49. [[CrossRef](#)]
5. Noda, M.; Kobayashi, N.; Katsuhara, M.; Yumoto, A.; Ushikura, S.; Yasuda, R.; Hirai, N.; Yukawa, G.; Yagi, I.; Nomoto, K.; et al. An OTFT-driven rollable OLED display. *J. Soc. Inf. Disp.* **2011**, *19*, 316–322. [[CrossRef](#)]
6. Mizukami, M.; Hirohata, N.; Iseki, T.; Ohtawara, K.; Tada, T.; Yagyu, S.; Abe, T.; Suzuki, T.; Fujisaki, Y.; Inoue, Y.; et al. Flexible AM OLED panel driven by bottom-contact OTFTs. *IEEE Electron Device Lett.* **2006**, *27*, 249–251. [[CrossRef](#)]
7. Jia, Y.; Liu, Z.; Wu, D.; Chen, J.; Meng, H. Mechanical simulation of foldable AMOLED panel with a module structure. *Org. Electron.* **2019**, *65*, 185–192. [[CrossRef](#)]
8. Mizukami, M.; Cho, S.-I.; Watanabe, K.; Abiko, M.; Suzuri, Y.; Tokito, S.; Kido, J. Flexible Organic Light-Emitting Diode Displays Driven by Inkjet-Printed High-Mobility Organic Thin-Film Transistors. *IEEE Electron Device Lett.* **2018**, *39*, 39–42. [[CrossRef](#)]
9. Mativenga, M.; Geng, D.; Kim, B.; Jang, J. Fully transparent and rollable electronics. *ACS Appl. Mater. Interfaces* **2015**, *7*, 1578–1585. [[CrossRef](#)]

10. Jin, D.-U.; Kim, T.-W.; Koo, H.-W.; Stryakhilev, D.; Kim, H.-S.; Seo, S.-J.; Kim, M.-J.; Min, H.-K.; Chung, H.-K.; Kim, S.-S. 47.1: Invited Paper: Highly Robust Flexible AMOLED Display on Plastic Substrate with New Structure. *SID Symp. Dig. Tech. Pap.* **2010**, *41*, 703–705. [[CrossRef](#)]
11. Jang, H.J.; Lee, J.Y.; Kwak, J.; Lee, D.; Park, J.-H.; Lee, B.; Noh, Y.Y. Progress of display performances: AR, VR, QLED, OLED, and TFT. *J. Inf. Disp.* **2019**, *20*, 1–8. [[CrossRef](#)]
12. Peng, C.; Huang, H.; Xu, M.; Chen, L.; Li, X.; Zhang, J. A Simple Doping Process Achieved by Modifying the Passivation Layer for Self-Aligned Top-Gate In-Ga-Zn-O Thin-Film Transistors at 200 °C. *Nanomaterials* **2022**, *12*, 4021. [[CrossRef](#)] [[PubMed](#)]
13. Peng, C.; Xu, M.; Chen, L.; Li, X.; Zhang, J. Improvement of properties of top-gate IGZO TFT by oxygen-rich ultrathin in situ ITO active layer. *Jpn. J. Appl. Phys.* **2022**, *61*, 070914. [[CrossRef](#)]
14. Peng, C.; Yang, S.; Pan, C.; Li, X.; Zhang, J. Effect of Two-Step Annealing on High Stability of a-IGZO Thin-Film Transistor. *IEEE Trans. Electron Devices* **2020**, *67*, 4262–4268. [[CrossRef](#)]
15. Rachmady, W.; Agrawal, A.; Sung, S.; Dewey, G.; Chouksey, S.; Chu-Kung, B.; Elbaz, G.; Fischer, P.; Huang, C.; Jun, K. 300 nm heterogeneous 3D integration of record performance layer transfer germanium PMOS with silicon NMOS for low power high performance logic applications. In Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 7–11 December 2019; pp. 29.7.1–29.7.4.
16. Han, J.-W.; Oh, J.S.; Meyyappan, M. Cofabrication of Vacuum Field Emission Transistor (VFET) and MOSFET. *IEEE Trans. Nanotechnol.* **2014**, *13*, 464–468. [[CrossRef](#)]
17. Meindl, J.D. Beyond Moore's Law: The interconnect era. *Comput. Sci. Eng.* **2003**, *5*, 20–24. [[CrossRef](#)]
18. Shalf, J. The future of computing beyond Moore's Law. *Philos. Transact. A Math. Phys. Eng. Sci.* **2020**, *378*, 20190061. [[CrossRef](#)]
19. Xuejue, H.; Wen-Chin, L.; Charles, K.; Hisamoto, D.; Leland, C.; Kedzierski, J.; Anderson, E.; Takeuchi, H.; Yang-Kyu, C.; Asano, K.; et al. Sub 50-nm FinFET: PMOS. In Proceedings of the International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), Washington, DC, USA, 5–8 December 1999; pp. 67–70.
20. Hisamoto, D.; Lee, W.-C.; Kedzierski, J.; Anderson, E.; Takeuchi, H.; Asano, K.; King, T.-J.; Bokor, J.; Hu, C. A folded-channel MOSFET for deep-sub-tenth micron era. *IEDM Tech. Dig.* **1998**, *1998*, 1032–1034.
21. Huang, K.; Duan, X.; Feng, J.; Sun, Y.; Lu, C.; Chen, C.; Jiao, G.; Lin, X.; Shao, J.; Yin, S.; et al. Vertical Channel-All-Around (CAA) IGZO FET under 50 nm CD with High Read Current of 32.8 $\mu\text{A}/\mu\text{m}$ ($V_{\text{th}} + 1\text{ V}$), Well-performed Thermal Stability up to 120 °C for Low Latency, High-density 2T0C 3D DRAM Application. In Proceedings of the 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Honolulu, HI, USA, 12–17 June 2022; pp. 296–297.
22. Bai, Z.; Gong, T.; Duan, X.; Wang, J.; Xiao, K.; Geng, D.; Li, L. Low Frequency Noise of Channel-All-Around (CAA) InGaZnO Field Effect Transistors. *IEEE Electron Device Lett.* **2022**, *43*, 2117–2120. [[CrossRef](#)]
23. Chen, Q.; Wang, L.; Duan, X.; Guo, J.; Wang, Z.; Huang, K.; Feng, J.; Sun, Y.; Jiao, G.; Jing, W.; et al. Investigation of Asymmetric Characteristics of Novel Vertical Channel-All-Around (CAA) In-Ga-Zn-O Field Effect Transistors. *IEEE Electron Device Lett.* **2022**, *43*, 894–897. [[CrossRef](#)]
24. Bae, G.; Bae, D.-I.; Kang, M.; Hwang, S.; Kim, S.; Seo, B.; Kwon, T.; Lee, T.; Moon, C.; Choi, Y. 3nm GAA technology featuring multi-bridge-channel FET for low power and high performance applications. In Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 1–5 December 2018; pp. 28.27.21–28.27.24.
25. Kamiya, T.; Nomura, K.; Hosono, H. Present status of amorphous In-Ga-Zn-O thin-film transistors. *Sci. Technol. Adv. Mater.* **2010**, *11*, 044305. [[CrossRef](#)]
26. Lee, K.-H.; Lee, S.H.; Cho, S.-J.; Hwang, C.-S.; Park, S.-H.K. Improving the electrical performance of vertical thin-film transistor by engineering its back-channel interface. *Microelectron. Eng.* **2022**, *253*, 111676. [[CrossRef](#)]
27. Ryoo, H.-J.; Seong, N.-J.; Choi, K.-J.; Yoon, S.-M. Implementation of oxide vertical channel TFTs with sub-150 nm channel length using atomic-layer deposited IGZO active and HfO₂ gate insulator. *Nanotechnology* **2021**, *32*, 255201. [[CrossRef](#)] [[PubMed](#)]
28. Kim, Y.-M.; Kang, H.-B.; Kim, G.-H.; Hwang, C.-S.; Yoon, S.-M. Improvement in Device Performance of Vertical Thin-Film Transistors Using Atomic Layer Deposited IGZO Channel and Polyimide Spacer. *IEEE Electron Device Lett.* **2017**, *38*, 1387–1389. [[CrossRef](#)]
29. Ahn, H.-M.; Moon, S.-H.; Kwon, Y.-H.; Seong, N.-J.; Choi, K.-J.; Hwang, C.-S.; Yang, J.-H.; Kim, Y.-H.; Yoon, S.-M. Geometrical and Structural Design Schemes for Trench-Shaped Vertical Channel Transistors Using Atomic-Layer Deposited In-Ga-Zn-O. *IEEE Electron Device Lett.* **2022**, *43*, 1909–1912. [[CrossRef](#)]
30. Baek, Y.J.; Kang, I.H.; Hwang, S.H.; Han, Y.L.; Kang, M.S.; Kang, S.J.; Kim, S.G.; Woo, J.G.; Yu, E.S.; Bae, B.S. Vertical oxide thin-film transistor with interfacial oxidation. *Sci. Rep.* **2022**, *12*, 3094. [[CrossRef](#)]
31. Saitoh, A.S.A.; Matsumura, M.M.M. Excimer-laser-produced amorphous-silicon vertical thin-film transistors. *Jpn. J. Appl. Phys.* **1997**, *36*, L668. [[CrossRef](#)]
32. Liu, Y.; Zhou, H.; Cheng, R.; Yu, W.; Huang, Y.; Duan, X. Highly flexible electronics from scalable vertical thin film transistors. *Nano Lett* **2014**, *14*, 1413–1418. [[CrossRef](#)] [[PubMed](#)]
33. Liu, L.; Liu, Y.; Duan, X. Graphene-based vertical thin film transistors. *Sci. China Inf. Sci.* **2020**, *63*, 201401. [[CrossRef](#)]
34. Kim, H.-R.; Yang, J.-H.; Kim, G.-H.; Yoon, S.-M. Flexible vertical-channel thin-film transistors using In-Ga-Zn-O active channel and polyimide spacer on poly(ethylene naphthalate) substrate. *J. Vac. Sci. Technol. B* **2019**, *37*, 010602. [[CrossRef](#)]
35. Hwang, C.-S.; Park, S.-H.K.; Oh, H.; Ryu, M.-K.; Cho, K.-I.; Yoon, S.-M. Vertical Channel ZnO Thin-Film Transistors Using an Atomic Layer Deposition Method. *IEEE Electron Device Lett.* **2014**, *35*, 360–362. [[CrossRef](#)]

36. Choi, S.-N.; Yoon, S.-M. Implementation of In–Ga–Zn–O Thin-Film Transistors with Vertical Channel Structures Designed with Atomic-Layer Deposition and Silicon Spacer Steps. *Electron. Mater. Lett.* **2021**, *17*, 485–492. [[CrossRef](#)]
37. Kim, H.R.; Kim, G.H.; Seong, N.J.; Choi, K.J.; Kim, S.K.; Yoon, S.M. Comparative studies on vertical-channel charge-trap memory thin-film transistors using In-Ga-Zn-O active channels deposited by sputtering and atomic layer depositions. *Nanotechnology* **2020**, *31*, 435702. [[CrossRef](#)] [[PubMed](#)]
38. Moradi, M.; Fomani, A.A.; Nathan, A. Effect of gate dielectric scaling in nanometer scale vertical thin film transistors. *Appl. Phys. Lett.* **2011**, *99*, 223503. [[CrossRef](#)]
39. Sun, K.G.; Nelson, S.F.; Jackson, T.N. Modeling of Self-Aligned Vertical ZnO Thin-Film Transistors. *IEEE Trans. Electron Devices* **2015**, *62*, 1912–1917. [[CrossRef](#)]
40. Kim, Y.-M.; Kim, G.-H.; Yoon, S.-M. Transparent oxide thin-film transistors with vertical channel structure using atomic-layer-deposited In-Ga-Zn-O thin films. In Proceedings of the 2017 24th International Workshop on Active-Matrix Flatpanel Displays and Devices (AM-FPD), Kyoto, Japan, 4–7 July 2017; pp. 312–315.
41. Ryoo, H.-J.; Ahn, H.-M.; Seong, N.-J.; Choi, K.-J.; Hwang, C.-S.; Chang, S.-J.; Yoon, S.-M. Device Characterization of Nanoscale Vertical-Channel Transistors Implemented with a Mesa-Shaped SiO₂ Spacer and an In–Ga–Zn–O Active Channel. *ACS Appl. Electron. Mater.* **2021**, *3*, 4189–4196. [[CrossRef](#)]
42. Neamen, D.A. *Semiconductor Physics and Devices: Basic Principles*; Neamen, D.A., Ed.; McGraw-Hill: New York, NY, USA, 2012; pp. 290–291.
43. Uchida, Y.; Nara, Y.; Matsumura, M. Proposed vertical-type amorphous-silicon field-effect transistors. *IEEE Electron Device Lett.* **1984**, *5*, 105–107. [[CrossRef](#)]
44. Chan, I.; Nathan, A. Amorphous silicon thin-film transistors with 90° vertical nanoscale channel. *Appl. Phys. Lett.* **2005**, *86*, 253501. [[CrossRef](#)]
45. Toure, H.D.; Gaillard, T.; Coulon, N.; Bonnaud, O. A Vertical Thin Film Transistor Based on Low Temperature Technology (T < 600 °C). *ECS Trans.* **2008**, *16*, 165.
46. Zhang, P.; Jacques, E.; Rogel, R.; Coulon, N.; Bonnaud, O. Quasi-vertical multi-tooth thin film transistors based on low-temperature technology (T ≤ 600 °C). *Solid-State Electron.* **2013**, *79*, 26–30. [[CrossRef](#)]
47. Boesen, G.; Jacobs, J.E. ZnO field-effect transistor. *Proc. IEEE* **1968**, *56*, 2094–2095. [[CrossRef](#)]
48. Nomura, K.; Ohta, H.; Takagi, A.; Kamiya, T.; Hirano, M.; Hosono, H. Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors. *Nature* **2004**, *432*, 488–492. [[CrossRef](#)] [[PubMed](#)]
49. Park, S.-H.K.; Cho, D.-H.; Hwang, C.-S.; Yang, S.; Ryu, M.K.; Byun, C.-W.; Yoon, S.M.; Cheong, W.-S.; Cho, K.I.; Jeon, J.-H. Channel Protection Layer Effect on the Performance of Oxide TFTs. *ETRI J.* **2009**, *31*, 653–659. [[CrossRef](#)]
50. Park, S.-H.K.; Kim, H.-O.; Cho, S.-H.; Ryu, M.K.; Yang, J.-H.; Ko, J.-B.; Hwang, C.-S. (Invited) Gate Insulator for High Mobility Oxide TFT. *ECS Trans.* **2014**, *64*, 123. [[CrossRef](#)]
51. Nelson, S.F.; Levy, D.H.; Tutt, L.W. Defeating the trade-off between process complexity and electrical performance with vertical zinc oxide transistors. *Appl. Phys. Lett.* **2012**, *101*, 183503. [[CrossRef](#)]
52. Nelson, S.F.; Tutt, L.W. Zinc oxide ring oscillators with vertical thin film transistors. In Proceedings of the 71st Device Research Conference, South Bend, IN, USA, 23–26 June 2013; pp. 169–170.
53. Yeom, H.-I.; Moon, G.; Nam, Y.; Ko, J.-B.; Lee, S.-H.; Choe, J.; Choi, J.H.; Hwang, C.-S.; Park, S.-H.K. 60-3:Distinguished Paper: Oxide Vertical TFTs for the Application to the Ultra High Resolution Display. *SID Symp. Dig. Tech. Pap.* **2016**, *47*, 820–822. [[CrossRef](#)]
54. Ahn, H.-M.; Kwon, Y.-H.; Seong, N.-J.; Choi, K.-J.; Hwang, C.-S.; Yoon, S.-M. Impact of Strategic Approaches for Improving the Device Performance of Mesa-shaped Nanoscale Vertical-Channel Thin-Film Transistors Using Atomic-Layer Deposited In–Ga–Zn–O Channel Layers. *Electron. Mater. Lett.* **2022**, *18*, 294–303. [[CrossRef](#)]
55. Ahn, H.-M.; Kwon, Y.-H.; Seong, N.-J.; Choi, K.-J.; Hwang, C.-S.; Yang, J.-H.; Kim, Y.-H.; Kim, G.; Yoon, S.-M. Improvement in current drivability and stability in nanoscale vertical channel thin-film transistors via band-gap engineering in In-Ga-Zn-O bilayer channel configuration. *Nanotechnology* **2023**, *34*, 155301. [[CrossRef](#)]
56. Yin, X.; Deng, S.; Li, G.; Zhong, W.; Chen, R.; Li, G.; Yeung, F.S.Y.; Wong, M.; Kwok, H.S. Low Leakage Current Vertical Thin-Film Transistors With InSnO-Stabilized ZnO Channel. *IEEE Electron Device Lett.* **2020**, *41*, 248–251. [[CrossRef](#)]
57. Ho Rha, S.; Jung, J.; Soo Jung, Y.; Jang Chung, Y.; Ki Kim, U.; Suk Hwang, E.; Keon Park, B.; Joo Park, T.; Choi, J.-H.; Seong Hwang, C. Vertically integrated submicron amorphous-In₂Ga₂ZnO₇ thin film transistor using a low temperature process. *Appl. Phys. Lett.* **2012**, *100*, 203510. [[CrossRef](#)]
58. Petti, L.; Aguirre, P.; Münzenrieder, N.; Salvatore, G.A.; Zysset, C.; Frutiger, A.; Büthe, L.; Vogt, C.; Tröster, G. Mechanically flexible vertically integrated a-IGZO thin-film transistors with 500 nm channel length fabricated on free standing plastic foil. In Proceedings of the 2013 IEEE International Electron Devices Meeting, Washington, DC, USA, 9–11 December 2013; pp. 11.14.11–11.14.14. [[CrossRef](#)]
59. Song, J.; Huang, X.; Han, C.; Yu, Y.; Su, Y.; Lai, P. Recent Developments of Flexible InGaZnO Thin-Film Transistors. *Phys. Status Solidi A* **2021**, *218*, 2000527. [[CrossRef](#)]
60. Han, G.; Cao, S.; Yang, Q.; Yang, W.; Guo, T.; Chen, H. High-Performance All-Solution-Processed Flexible Photodetector Arrays Based on Ultrashort Channel Amorphous Oxide Semiconductor Transistors. *ACS Appl. Mater. Interfaces* **2018**, *10*, 40631–40640. [[CrossRef](#)]

61. Burr, G.W.; Virwani, K.; Shenoy, R.S.; Fraczak, G.; Rettner, C.T.; Padilla, A.; King, R.S.; Nguyen, K.; Bowers, A.N.; Jurich, M.; et al. Recovery dynamics and fast (sub-50ns) read operation with Access Devices for 3D crosspoint memory based on mixed-ionic-electronic-conduction (MIEC). In Proceedings of the 2013 Symposium on VLSI Technology, Kyoto, Japan, 11–13 June 2013; pp. T66–T67.
62. Lee, S.H.; Park, H.C.; Kim, M.S.; Kim, H.W.; Choi, M.R.; Lee, H.G.; Seo, J.W.; Kim, S.C.; Kim, S.G.; Hong, S.B.; et al. Highly productive PCRAM technology platform and full chip operation: Based on 4F2 (84nm pitch) cell scheme for 1 Gb and beyond. In Proceedings of the 2011 International Electron Devices Meeting, Washington, DC, USA, 5–7 December 2011; pp. 3.3.1–3.3.4.
63. Siau, C.; Kim, K.H.; Lee, S.; Isobe, K.; Shibata, N.; Verma, K.; Arika, T.; Li, J.; Yuh, J.; Amarnath, A.; et al. 13.5 A 512Gb 3-bit/Cell 3D Flash Memory on 128-Wordline-Layer with 132MB/s Write Performance Featuring Circuit-Under-Array Technology. In Proceedings of the 2019 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 17–21 February 2019; pp. 218–220.
64. Bedeschi, F.; Fackenthal, R.; Resta, C.; Donze, E.M.; Jagasivamani, M.; Buda, E.C.; Pellizzer, F.; Chow, D.W.; Cabrini, A.; Calvi, G.M.A.; et al. A Bipolar-Selected Phase Change Memory Featuring Multi-Level Cell Storage. *IEEE J. Solid-State Circuits* **2009**, *44*, 217–227. [[CrossRef](#)]
65. Zhang, W.; Xu, J.; Wang, S.; Zhou, Y.; Mi, J. Metrology Challenges in 3D NAND Flash Technical Development and Manufacturing. *J. Microelectron. Manuf.* **2019**, *3*, 1–8. [[CrossRef](#)]
66. Tiwari, N.; Nirmal, A.; Kulkarni, M.R.; John, R.A.; Mathews, N. Enabling high performance n-type metal oxide semiconductors at low temperatures for thin film transistors. *Inorg. Chem. Front.* **2020**, *7*, 1822–1844. [[CrossRef](#)]
67. Chuang, C.H.; Weng, H.K.; Chen, J.W.; Shaikh, M.O. Ultrasonic tactile sensor integrated with TFT array for force feedback and shape recognition. *Sens. Actuator A Phys* **2018**, *271*, 348–355. [[CrossRef](#)]
68. Aditya Kumar, S.; Nikita Kar, C.; Arnab, H.; Basanta, B. Room-Temperature Au/TiO₂Nanorods/Ti TFT Butanone Sensor: Role of Surface States. *J. Electron. Mater.* **2023**, *52*, 3622–3632. [[CrossRef](#)]
69. Afsar, Y.; Moy, T.; Brady, N.; Wagner, S.; Sturm, J.C.; Verma, N. An Architecture for Large-Area Sensor Acquisition Using Frequency-Hopping ZnO TFT DCOs. *IEEE J. Solid-State Circuits* **2018**, *53*, 297–308. [[CrossRef](#)]
70. Cai, G.; Qiang, L.; Yang, P.; Chen, Z.; Zhuo, Y.; Li, Y.; Pei, Y.; Wang, G. High Sensitivity pH Sensor Based on Electrolyte-gated In₂O₃ TFT. *IEEE Electron Device Lett.* **2018**, *39*, 1409–1412. [[CrossRef](#)]
71. Chen, Y.; Geng, D.; Jang, J. Integrated Active-Matrix Capacitive Sensor using a-IGZO TFTs for AMOLED. *IEEE J. Electron Devices Soc.* **2018**, *6*, 214–218. [[CrossRef](#)]
72. Kim, K.-N.; Ko, W.-S.; Byun, J.-H.; Lee, D.-Y.; Jeong, J.-K.; Lee, H.-D.; Lee, G.-W. Bottom-Gated ZnO TFT Pressure Sensor with 1D Nanorods. *Sensors* **2022**, *22*, 8907. [[CrossRef](#)] [[PubMed](#)]
73. Noriyuki, K.; Tomohiro, S.; Takuro, T.; Daiki, S.; Kazunori, M.; Miya, Y.; Katsuyoshi, H. Shear-Force Sensor With Point-Symmetric Electrodes Driven by LTPS TFT Active Matrix Backplane. *IEEE Sens. J.* **2021**, *22*, 3080–3086. [[CrossRef](#)]
74. Tai, Y.-H.; Tu, C.-C.; Yuan, Y.-C.; Chang, Y.-J.; Hsu, M.-H.; Chuang, C.-Y. Light-Controlled Gap-Type TFT Used for Large-Area Under-Screen Fingerprint Sensor. *IEEE J. Electron Devices Soc.* **2021**, *9*, 517–520. [[CrossRef](#)]
75. Xin, C.; Chen, L.; Li, T.; Zhang, Z.; Zhao, T.; Li, X.; Zhang, J. Highly Sensitive Flexible Pressure Sensor by the Integration of Microstructured PDMS Film With a-IGZO TFTs. *IEEE Electron Device Lett.* **2018**, *39*, 1073–1076. [[CrossRef](#)]
76. Sekitani, T.; Zschieschang, U.; Klauk, H.; Someya, T. Flexible organic transistors and circuits with extreme bending stability. *Nat. Mater.* **2010**, *9*, 1015–1022. [[CrossRef](#)] [[PubMed](#)]
77. Karner-Petritz, E.; Petritz, A.; Uemura, T.; Namba, N.; Araki, T.; Sekitani, T.; Stadlober, B. Ultraflexible Organic Active Matrix Sensor Sheet for Tactile and Biosignal Monitoring. *Adv. Electron. Mater.* **2023**, 2201333. [[CrossRef](#)]
78. Shen, Y.C.; Yang, C.H.; Chen, S.W.; Wu, S.H.; Yang, T.L.; Huang, J.J. IGZO thin film transistor biosensors functionalized with ZnO nanorods and antibodies. *Biosens. Bioelectron.* **2014**, *54*, 306–310. [[CrossRef](#)]
79. Hyun, T.-H.; Cho, W.-J. Fully Transparent and Highly Sensitive pH Sensor Based on an a-IGZO Thin-Film Transistor with Coplanar Dual-Gate on Flexible Polyimide Substrates. *Chemosensors* **2023**, *11*, 46. [[CrossRef](#)]
80. McAlpine, M.C.; Ahmad, H.; Wang, D.; Heath, J.R. Highly ordered nanowire arrays on plastic substrates for ultrasensitive flexible chemical sensors. *Nat. Mater.* **2007**, *6*, 379–384. [[CrossRef](#)]
81. Yoo, T.-H.; Moon, H.G.; Wang, B.-Y.; Sang, B.-I.; Angadi, B.; Oh, Y.-J.; Choi, W.K.; Kang, C.-Y.; Hwang, D.K. InGaZnO transistor based on porous Ag nanowire-functionalized gate electrode for detection of bio-relevant molecules. *Sens. Actuators B: Chem.* **2018**, *254*, 36–43. [[CrossRef](#)]
82. Knobelspies, S.; Bierer, B.; Daus, A.; Takabayashi, A.; Salvatore, G.A.; Cantarella, G.; Ortiz Perez, A.; Wollenstein, J.; Palzer, S.; Troster, G. Photo-Induced Room-Temperature Gas Sensing with a-IGZO Based Thin-Film Transistors Fabricated on Flexible Plastic Foil. *Sensors* **2018**, *18*, 358. [[CrossRef](#)] [[PubMed](#)]
83. Cavallari, M.R.; Izquierdo, J.E.; Braga, G.S.; Dirani, E.A.; Pereira-da-Silva, M.A.; Rodriguez, E.F.; Fonseca, F.J. Enhanced Sensitivity of Gas Sensor Based on Poly(3-hexylthiophene) Thin-Film Transistors for Disease Diagnosis and Environment Monitoring. *Sensors* **2015**, *15*, 9592–9609. [[CrossRef](#)] [[PubMed](#)]
84. Zhu, X.; Li, X.; Gu, C.; Ye, Z.; Cao, Z.; Zhang, X.; Jin, C.; Liu, Y. Monolithic Integration of Vertical Thin-Film Transistors in Nanopores for Charge Sensing of Single Biomolecules. *ACS Nano* **2021**, *15*, 9882–9889. [[CrossRef](#)] [[PubMed](#)]
85. Yoon, S.; Tak, Y.J.; Yoon, D.H.; Choi, U.H.; Park, J.S.; Ahn, B.D.; Kim, H.J. Study of nitrogen high-pressure annealing on InGaZnO thin-film transistors. *ACS Appl. Mater. Interfaces* **2014**, *6*, 13496–13501. [[CrossRef](#)] [[PubMed](#)]

86. Hu, S.; Lu, K.; Ning, H.; Fang, Z.; Liu, X.; Xie, W.; Yao, R.; Zou, J.; Xu, M.; Peng, J. Effect of ITO Serving as a Barrier Layer for Cu Electrodes on Performance of a-IGZO TFT. *IEEE Electron Device Lett.* **2018**, *39*, 504–507. [[CrossRef](#)]
87. Wang, C.; Peng, C.; Wen, P.; Xu, M.; Chen, L.; Li, X.; Zhang, J. Improvement of Performance of Back Channel Etching InGaZnO Thin-Film Transistors by CF₄ Plasma Treatment. *IEEE Trans. Electron Devices* **2023**, *70*, 1687–1691. [[CrossRef](#)]
88. Choi, H.S.; Cho, W.J. Investigation of Multi-Level Cell Characteristic in Amorphous Indium-Gallium-Zinc Oxide Thin-Film-Transistor Based 1T-1R Non-Volatile Memory Device. *J Nanosci Nanotechnol* **2019**, *19*, 6031–6035. [[CrossRef](#)]
89. Choi, H.S.; Cho, W.J. Controlling In-Ga-Zn-O Thin-Film Resistance by Vacuum Rapid Thermal Annealing and Application to Transparent Electrode. *Phys. Status Solidi A* **2018**, *216*, 1800653. [[CrossRef](#)]
90. Zhou, S.; Fang, Z.; Ning, H.; Cai, W.; Zhu, Z.; Wei, J.; Lu, X.; Yuan, W.; Yao, R.; Peng, J. Bias Stability Enhancement in Thin-Film Transistor with a Solution-Processed ZrO₂ Dielectric as Gate Insulator. *Appl. Sci.* **2018**, *8*, 806. [[CrossRef](#)]
91. Abliz, A.; Gao, Q.; Wan, D.; Liu, X.; Xu, L.; Liu, C.; Jiang, C.; Li, X.; Chen, H.; Guo, T.; et al. Effects of Nitrogen and Hydrogen Codoping on the Electrical Performance and Reliability of InGaZnO Thin-Film Transistors. *ACS Appl. Mater. Interfaces* **2017**, *9*, 10798–10804. [[CrossRef](#)]
92. Wu, F.; Tian, H.; Shen, Y.; Hou, Z.; Ren, J.; Gou, G.; Sun, Y.; Yang, Y.; Ren, T.L. Vertical MoS₂ transistors with sub-1-nm gate lengths. *Nature* **2022**, *603*, 259–264. [[CrossRef](#)]
93. Chau, R.; Doyle, B.; Datta, S.; Kavalieros, J.; Zhang, K. Integrated nanoelectronics for the future. *Nat. Mater.* **2007**, *6*, 810–812. [[CrossRef](#)] [[PubMed](#)]
94. Yu, W.J.; Li, Z.; Zhou, H.; Chen, Y.; Wang, Y.; Huang, Y.; Duan, X. Vertically stacked multi-heterostructures of layered materials for logic transistors and complementary inverters. *Nat. Mater.* **2013**, *12*, 246–252. [[CrossRef](#)] [[PubMed](#)]
95. Baby, T.T.; Rommel, M.; von Seggern, F.; Friederich, P.; Reitz, C.; Dehm, S.; Kubel, C.; Wenzel, W.; Hahn, H.; Dasgupta, S. Sub-50 nm Channel Vertical Field-Effect Transistors using Conventional Ink-Jet Printing. *Adv. Mater.* **2017**, *29*, 1603858. [[CrossRef](#)]
96. Yakimets, D.; Eneman, G.; Schuddinck, P.; Trong Huynh, B.; Bardou, M.G.; Raghavan, P.; Veloso, A.; Collaert, N.; Mercha, A.; Verkest, D.; et al. Vertical GAAFETs for the Ultimate CMOS Scaling. *IEEE Trans. Electron Devices* **2015**, *62*, 1433–1439. [[CrossRef](#)]
97. Oh, H.; Park, J.; Choi, W.; Kim, H.; Tchoe, Y.; Agrawal, A.; Yi, G.C. Vertical ZnO Nanotube Transistor on a Graphene Film for Flexible Inorganic Electronics. *Small* **2018**, *14*, e1800240. [[CrossRef](#)] [[PubMed](#)]
98. Liu, Y.; Guo, J.; Zhu, E.; Wang, P.; Gambin, V.; Huang, Y.; Duan, X. Maximizing the Current Output in Self-Aligned Graphene-InAs-Metal Vertical Transistors. *ACS Nano* **2019**, *13*, 847–854. [[CrossRef](#)] [[PubMed](#)]
99. Zou, Y.; Shi, Y.; Wang, B.; Liu, M.; An, J.; Zhang, N.; Qi, L.; Yu, W.; Li, D.; Li, S. Electrical and Optoelectrical Dual-Modulation in Perovskite-Based Vertical Field-Effect Transistors. *ACS Photonics* **2022**, *10*, 2280–2289. [[CrossRef](#)]
100. Yamazaki, S. (Invited) A Possibility of Crystalline Indium-Gallium-Zinc-Oxide to Very Large Scale Integration. *ECS Trans.* **2013**, *54*, 85. [[CrossRef](#)]
101. Lim, T.; Lee, S.; Lee, J.; Choi, H.; Jung, B.; Baek, S.; Jang, J. Artificial Synapse Based on Oxygen Vacancy Migration in Ferroelectric-Like C-Axis-Aligned Crystalline InGaSnO Semiconductor Thin-Film Transistors for Highly Integrated Neuromorphic Electronics. *Adv. Funct. Mater.* **2022**, *33*, 2212367. [[CrossRef](#)]

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.