

Article



Sensorless Junction Temperature Estimation of Onboard SiC MOSFETs Using Dual-Gate-Bias-Triggered Third-Quadrant Characteristics

Yansong Lu 🔍, Yijun Ding 🔍, Jia Li 🔍, Hao Yin, Xinlian Li, Chong Zhu * and Xi Zhang 🔍

School of Mechanical and Engineering, Shanghai Jiao Tong University, Shanghai 200240, China; yansong.lu@sjtu.edu.cn (Y.L.); dingyijun0715@sjtu.edu.cn (Y.D.); 18852647159@sjtu.edu.cn (J.L.); jsyinhao@sjtu.edu.cn (H.Y.); lixinlian@sjtu.edu.cn (X.L.); braver1980@sjtu.edu.cn (X.Z.) * Correspondence: chong.zhu@sjtu.edu.cn

Abstract: Silicon carbide (SiC) metal oxide semiconductor field-effect transistors (MOSFETs) are a future trend in traction inverters in electric vehicles (EVs), and their thermal safety is crucial. Temperature-sensitive electrical parameters' (TSEPs) indirect detection normally requires additional circuits, which can interfere with the system and increase costs, thereby limiting applications. Therefore, there is still a lack of cost-effective and sensorless thermal monitoring techniques. This paper proposes a high-efficiency datasheet-driven method for sensorless estimation utilizing the third-quadrant characteristics of MOSFETs. Without changing the existing hardware, the closure degree of MOS channels is controlled through a dual-gate bias (DGB) strategy to achieve reverse conduction in different patterns with body diodes. This method introduces a MOSFET operating current that TSEPs are equally sensitive to into the two-argument function, improving the complexity and accuracy. A two-stage current pulse is used to decouple the motor effect in various conduction modes, and the TSEP-combined temperature function is built dynamically by substituting the currents. Then, the junction temperature is estimated by the measured bus voltage and current. Its effectiveness was verified through spice model simulation and a test bench with a three-phase inverter. The average relative estimation error of the proposed method is below 7.2% in centigrade.

Keywords: temperature monitoring; metal oxide semiconductor field-effect transistors (MOSFETs); silicon carbide (SiC); body diode; third-quadrant (3rd-quad) characteristics; electric vehicles (EVs)

1. Introduction

There have been increasing demands on the thermal safety of electric vehicles (EVs) to make transportation more reliable and sustainable, especially since tremendous progress has been made in power semiconductor devices, achieving higher power ratings in more compact dimensions with lower total weight [1]. Silicon carbide (SiC) power metal oxide semiconductor field-effect transistors (MOSFETs) represent a new generation of wide-bandgap semiconductors due to their significant advantages over silicon insulated gate bipolar transistors (IGBTs) in terms of excellent switching characteristics, low losses, high operating temperatures, and high blocking voltages [2], and they are being increasingly applied in EVs [3].

Freewheeling through intrinsic diodes in power converters is a cost-effective solution without sacrificing conversion efficiency [4]. Regarding traction inverters, the reverse



Academic Editor: Francesco Della Corte

Received: 15 November 2024 Revised: 12 January 2025 Accepted: 15 January 2025 Published: 20 January 2025

Citation: Lu, Y.; Ding, Y.; Li, J.; Yin, H.; Li, X.; Zhu, C.; Zhang, X. Sensorless Junction Temperature Estimation of Onboard SiC MOSFETs Using Dual-Gate-Bias-Triggered Third-Quadrant Characteristics. *Sensors* 2025, *25*, 571. https://doi.org/ 10.3390/s25020571

Copyright: © 2025 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https://creativecommons.org/ licenses/by/4.0/). conduction loss can be suppressed by shortening the dead time to achieve a higher power factor [5]. The third-quadrant (3rd-quad) characteristic of MOSFETs represented by the body diode meets the freewheeling demand of the traction inverter during the dead time, and significant relevant research efforts have been devoted to this topic. The reverse conduction path of a MOSFET in the third quadrant includes a body diode with a PN junction, along with a parallel MOS channel [6]. The reverse conduction of MOS channels with a positive gate bias can reduce losses [7], while a zero or negative gate bias may not close the MOS channel completely, indicating that the third quadrant is not just about body diodes [8]. The MOS channel current is affected not only by the dynamic threshold voltage [9] but also by the gate bias and junction temperature [10]. The increase in junction temperature leads to a decrease in the threshold voltage, thus reducing channel resistance [11]. Still, the forward voltage drop of the body diode consisting of the PN junction is lower and proportional to temperature and thus tends to obtain more current [12]. Therefore, the current change is a complicated competition between MOS channels and intrinsic body diodes.

Multiple techniques have been developed to measure or estimate the junction temperature of power semiconductors. Firstly, direct measurement is an intuitive method, such as methods based on optical features [13] and thermistors connected with wafers [14]. However, they are limited by space, the packaging, and the cooling structure of the device. In addition, temperature-sensitive electrical parameters (TSEPs) as an indirect measurement method have different characterization indicators based on the temperature behaviors of semiconductors. The quasi-threshold voltage is captured at the moment of the voltage drop on parasitic inductance between the power source terminal and auxiliary source terminal by the designed circuit [15]. Measuring the gate internal resistance (i.e., peak current) requires real-time current peak detection and integrating circuits [16]. The switching delay time is extracted by an edge-detection-based measurement circuit with picosecond resolution [17], and the maximum current switching rate [18] is also based on a high-bandwidth device. The most common method is to detect the on-state features as indicators. The on-resistance is inferred based on the on-state voltage drop measured by a circuit with an auxiliary MOSFET [19]. The temperature sensitivity of the drain–source voltage and source–drain voltage was calibrated at low currents below 1 A, taking into account the influence of the gate-source voltage [20]. The influence of different SiC MOSFET process structures on source–drain voltages under conditions below 0.1 A was considered in [21]. Hu et al. [22] proposed a method based on a dedicated calibration circuit that decouples the switching and conduction losses to monitor the on-state voltage. In addition, the on-resistance was measured to detect its temperature and healthy state through a non-invasive monitoring circuit designed independently of information on the load and gate driver [23]. These TSEPs are all features of MOSFETs. Equally, there has been some TSEP-related research on diodes, such as studies measuring the turn-off reverse recovery current based on the high-voltage-withstand injection circuit and sampling circuit [24] and the turn-on delay time and forward voltage drop of the intrinsic body diodes of MOSFETs [25] by using a chip-integrated sensor [26]. However, these TSEP methods require an additional highresolution measurement device, which would be integrated into the board, inevitably causing complicated implementation and reduced system reliability. In general, they focus on a single indicator of the device while neglecting that the estimated target of all indicators is consistent, i.e., the wafer temperature. Research on junction temperature estimation still lacks consideration of the combined TSEPs of MOSFETs and intrinsic body diodes.

For the temperature of a drive system, Dianov [27] developed an injection method to estimate the stator winding temperature, while Lu et al. [28] proposed the temperature co-estimation of an IGBT and stator winding considering the resistance ratio of the inverter and motor, but with a simplified current factor. The lumped parameter thermal network

(LPTN) model based on power loss, whose parameters can be extracted from large-scale finite element method (FEM) simulations [29] or datasheet values, can be used to simplify the modeling process. Although the cost is lower, in practical applications, the thermal conductivity ratio between physical layers must be considered in an LPTN to optimize the heat flow path [30]. Although some models have considered thermal effects [31], previous studies have mainly focused on materials and thermodynamics, neglecting the electrical properties of SiC MOSFETs and their influence factors, and the features of actual gate drivers.

This paper proposes a datasheet-driven method for the sensorless estimation of the junction temperature of SiC MOSFETs based on the existing measured signals using their 3rd-quad characteristics triggered by the introduced dual-gate bias (DGB) of the driver on the power converter board. The datasheet (i.e., test calibration) covers various electrical characteristic changes caused by thermal effects and the responses of different TSEPs under various operating current and gate voltage conditions (i.e., dual-gate bias). In addition, using a datasheet will save the development cycle from calibrating TSEPs using dedicated equipment, while the target temperatures represented by TSEPs for the SiC MOSFET and the intrinsic diode are identical. Therefore, by controlling the closure degree of MOS channels through gate-driven sequential pulses, the corresponding combined TSEP can be obtained based on the response current to determine the junction temperature accordingly.

2. Temperature Characterization

The gate-to-source voltage V_{GS} and the junction temperature T_j of a SiC MOSFET determine the static relationship function between drain–source current I_{DS} and drain–source voltage V_{DS} . When $V_{\text{DS}} > 0$ V, the current flows from the drain to the source, and the device operates in the first quadrant (1st quad). Conversely, if $V_{\text{DS}} < 0$ V, the I_{DS} flow is reversed, defined as I_{SD} , and then the device works in the third quadrant. This paper uses a commercial SiC MOSFET (C3M0075120D) manufactured by Cree as the application medium for the proposed method.

2.1. Conduction in First Quadrant

The ON-resistance R_{1st} in the first quadrant consists of the drain resistance R_D , the source resistance R_S , the drift region resistance R_d , and the channel resistance R_{ch} , which is the intrinsic resistance of MOSFET strongly dependent on V_{GS} , T_j , and certainly the operating point V_{DS} . However, the constant ohmic contact between the metal and heavily doped region forms constant R_S unrelated to V_{GS} in the source terminal.

$$R_{1st} = R_{ch}(V_{\rm GS}, T_j, V_{\rm DS}) + R_d(V_{\rm GS}, T_j, V_{\rm DS}) + R_{\rm S}(T_j) + R_{\rm D}$$
(1)

In addition, R_D in (2) is divided into three components: substrate resistance R_{sub} , resistance in the undepleted accumulation region R_{acc} , and junction field-effect transistor (JFET) region resistance R_{JFET} . Similarly, the contact resistance R_{sub} between the highly doped substrate and drain metal is not related to V_{GS} , but to T_j . R_{acc} depends on the thickness of the depletion region induced by V_{DS} .

$$R_{\rm D} = R_{acc}(V_{\rm GS}, T_j, V_{\rm DS}) + R_{sub}(T_j) + R_{\rm JFET}(V_{\rm GS}, T_j, V_{\rm DS})$$
(2)

Therefore, the total resistance R_{1st} depends on V_{GS} , V_{DS} (I_{DS} can be an alternative), and the estimated target T_i , as Figure 1 shows.



Figure 1. First-quadrant I-V curves of the SiC MOSFET affected by V_{GS} and T_i .

2.2. Conduction in Third Quadrant

Operating in the third quadrant, due to the structure of SiC MOSFETs, a p-i-n intrinsic diode is formed through p-base and n-drift, which are connected in an anti-parallel configuration across the conduction path of the MOSFET, known as the body diode, and R_b is the p-base region resistance, as Figure 2 shows. For comparison, the equivalent model of a MOSFET operating in the first quadrant is also presented.



Figure 2. Equivalent circuit model in the different quadrants of the planar SiC MOSFET: (**a**) operating in the 1st quadrant; (**b**) operating in the 3rd quadrant.

In addition, a parasitic n-p-n transistor would also be a constituent. However, the n+source and p-body are electrically shorted to suppress the formation of BJT. Therefore, the total source-to-drain voltage drop V_{SD} in the third quadrant is

$$V_{\rm SD} = V_{\rm S-De} + I_{\rm SD} \cdot (R_d + R_{\rm sub}) \tag{3}$$

where De is the depletion region, located at the top of the n-drift and adjoined with the p-body. $V_{\text{S-De}}$ consists of the voltage drops on R_b and the voltage across the p-n junction, which may be equivalent to the parallel voltage drop on the inverse channel resistance. I_{SD} is the total source-to-drain current.

$$I_{\rm SD} = I_{ch,3rd} + I_{bd} + I_{npn} \tag{4}$$

where I_{bd} is the body diode current, $I_{ch,3rd}$ is the channel current in the third quadrant, and I_{npn} is the parasitic npn current, which is inevitably activated in the third quadrant. However, due to the extremely low emitter injection efficiency, I_{npn} is small and can be ignored. Therefore, two possible paths exist for the reverse current to flow. The first is the inverse MOS channel path, and the second is through the parallel body diode. The dominance between the two is primarily determined by V_{GS} and V_{SD} .

If positive, V_{GS} exceeds the 3rd-quad threshold voltage $V_{\text{th}3}$, the thickness of the depletion layer surrounded by electron-rich regions becomes thicker, and an inversion layer in the channel region is formed. Normally, the body diode path has a lower resistance compared to the MOS channel, and hence, the body diode characteristics dominate in the high-current-and-high-voltage region in the third quadrant. In other words, if the voltage drop across the body diode is insufficient for forward bias, the channel characteristics dominate, as shown in Figure 3a. For negative V_{GS} , the gate bias is the gate-to-De voltage $V_{\text{G-De}}$. When V_{SD} increases under the given V_{GS} , $V_{\text{G-De}}$ goes up while $V_{\text{th}3}$ declines, and $V_{\text{G-De}}$ eventually exceeds $V_{\text{th}3}$. Thus, the MOS channel forms, and its formation is easier than in the first quadrant. Specifically, V_{SD} is high enough to overcome the barrier and form the current in the base, i.e., the channel. The body diode dominates the 3rd-quad current. For a certain I_{SD} , negative V_{GS} is small enough and $V_{\text{G-De}}$ cannot form the channel, and the hole current through the pn body becomes the only flow, as Figure 3b shows.



Figure 3. Comparison of I-V curves in the 3rd quadrant of the SiC MOSFET affected by different gate voltage biases: (**a**) positive V_{GS} and (**b**) negative V_{GS} .

However, the proportion of the current components is influenced by the gate bias, operating region, and junction temperature, and the turn-ON voltage of the body diode is also a related function. Calculating the current components of the two paths is complex and difficult. Therefore, the current can be regarded as a whole for simplification. So, the overall voltage drop of a MOSFET operating in the third quadrant depends on V_{GS} , I_{SD} , and T_i .

2.3. Operating Quadrant in the Drive System Circuit

The entire electric drive system of EVs mainly consists of three parts: a high-power battery pack, a three-phase full-bridge inverter, and the stator winding of the traction motor. The internal resistive and inductive loads of the three parts are connected to form a circuit loop by different switching combinations of six SiC MOSFETs of the inverter. Since the bus voltage is the essential system signal and available, the electrical characteristics of the battery in the circuit are ignored. When all three half-bridges are involved in control and current flows, there are two types of conduction modes based on whether the upper half-bridge works, namely, "one-half-bridge conduction" and "two-half-bridge conduction". The lower MOSFET of the remaining non-conducting half-bridge remains on, allowing the current to pass through. "Three-half-bridge conduction" has no current output, so it is ignored.

Due to the inductive component *L* in the stator winding and the 3rd-quad operating capability of MOSFETs, in the steady state, the system can be viewed as a buck converter

with different switching combinations. The output voltage can be adjusted by the duty cycle of the upper half-bridge in the continuous condition. There are two current modes in one switching cycle corresponding to the operating quadrant of the MOSFET in the conducting half-bridge, where I_{DS} is defined as "forward" and then I_{SD} as "reverse". Figure 4 shows the situation of "one-half-bridge conduction".



Figure 4. Circuit loops of "one-half-bridge conduction" in the drive system.

Table 1 lists the MOSFETs, phase resistance, and phase inductance connected to the circuit in two conduction modes, as well as the operating quadrants of MOSFETs.

Table 1. Components and the operating quadrant of the circuit through which the current flows in different conduction modes.

Conduction Mode	Current Mode	MOSFETs in 1st Quad		MOSFETs in 3rd Quad		RES. and IND. 3	
		S. ²	P. ²	S. ²	P. ²	S. ²	P. ²
One-half-bridge conduction	forward ¹	1	2			1	2
	reverse ¹		2	1		1	2
Two-half-bridge conduction	forward ¹	1	2			1	2
	reverse ¹	1			2	1	2

¹ "Forward": MOSFET operates in the 1st quadrant; "reverse": MOSFET operates in the 3rd quadrant. ² "S.": in series; "P.": in parallel. ³ "RES.": phase resistance; "IND.": phase inductance.

For different circuit loops, every half-bridge has a single MOSFET participating in it; thus, the total number is three. The same goes for the motor winding.

Compared to "one-half-bridge conduction", in the mode of "two-half-bridge conduction", two parallel lower half-bridge MOSFETs operate in the third quadrant and connect a forward-working MOSFET in series to accomplish freewheeling. In the forward current mode, the complementary MOSFETs of freewheeling are on. According to the series or parallel connection of half-bridges in the two conduction modes, two types of currents flow through power transistors. Starting from here, unless otherwise specified, the current subscript *s* represents the line current, and *p* stands for the phase current (and $i_s = 2i_p$). In addition, the superscripts *f* and *r* stand for the "forward" and "reverse" current modes, respectively.

3. Triggering the 3rd-Quad Characteristics

In the practical application of traction inverters in EVs, the voltage level of the gate driver is designed based on the characteristics of the SiC MOSFET used. Generally, only two fixed values are employed: larger positive and negative gate biases. As mentioned in Section 2, a greater positive gate bias ($V_{\text{GS}} > V_{th}$) can allow MOSFETs to conduct in the first quadrant and operate in the third quadrant as well for freewheeling, while the negative gate

bias causes the MOSFET to be shut in the first quadrant. Due to the structural mechanism of the device, MOSFETs and intrinsic diodes share the same junction temperature, which determines their respective characteristics. Similarly, they are also gate-bias-dependent. The employed drive voltages in this paper are 15 V and -2 V for increasing universality, which means the gate-related behaviors have been determined, and are exhibited in Figures 1 and 3a,b as solid lines. Hence, the proposed method utilizes the existing two levels of voltage on the driver side, defined as "dual voltage bias", which controls the degree of MOS channel closure, to construct a combined TSEP for identifying the junction temperature.

3.1. MOS Channel Dominates

For safety reasons, the lower half-bridge of the inverter is generally triggered by a dead time to prevent a short-circuit, thus forming complementary driving pulses of the upper and lower half-bridges. Therefore, the freewheeling driving voltage of the lower half-bridge is the greater positive bias, where $V_{\text{GS}} = 15$ V. Thus, the channel behavior dominates.

For buck-converter-type circuits, under steady-state output, the change in inductance voltage in one switching cycle is approximately zero based on the volt-second balance. For the "forward" current mode of "one-half-bridge conduction", $V_{L,s}$ on the transient line current $i_{L,s}^{f}$ can be expressed by

$$\frac{3}{2}V_{L,s} = \frac{3}{2}L\frac{di_{L,s}^{\dagger}}{dt} \simeq V_{bus} - i_{L,s}R_{ds} - i_{L,p}R_{ds}^{*} - \frac{3}{2}i_{L,s}R$$
(5)

where *L* and *R* are the phase inductance and resistance of the stator winding, respectively. $i_{L,s}$ and $i_{L,p}$ stand for the steady-state current, where $i_{L,s} = 2i_{L,p}$. V_{bus} is the bus voltage. R_{ds} and R_{ds}^* are the equivalent ON-state resistances in the first quadrant under respective operating currents.

In the "reverse" mode, the inductance attempts to maintain the current by reversing its polarity. $V_{L,s}$ can be expressed by $i_{L,s}^r$ (i.e., freewheeling current).

$$\frac{3}{2}V_{L,s} = \frac{3}{2}L\frac{di_{L,s}^{r}}{dt} \simeq -i_{L,p}R_{ds}^{*} - i_{L,s}R_{sd} - \frac{3}{2}i_{L,s}R$$
(6)

where R_{sd} is the equivalent ON-state resistance of the third quadrant under its current condition. Based on the volt-second balance, the total change in the continuous current in one switching cycle is approximately zero, i.e., $\Delta i_{L,s}^f = \Delta i_{L,s}^r$. The steady-state current is determined by the duty cycle *D* of the involved half-bridge, i.e., the proportion of the "forward" mode duration τ_f and the switching cycle τ_{sw} .

$$\tau_f = D \cdot \tau_{\rm SW} = \tau_{\rm SW} - \tau_r \tag{7}$$

where τ_r is the period of the "reverse" mode. From (5)–(7), the steady-state current of the "one-half-bridge conduction mode" $i_{L,s,1hf}$ can be derived.

$$i_{L,s,1hf} = \frac{DV_{\text{bus}}}{DR_{ds} + 0.5R_{ds}^* + (1-D)R_{sd} + 1.5R}$$
(8)

In "two-half-bridge conduction", although another parallel half-bridge participates in PWM control, the involved devices for the circuit in the "forward" current are identical to those in "one-half-bridge conduction", as shown in Table 1. Hence, the inductance voltage

$$\frac{3}{2}V_{L,s} = \frac{3}{2}L\frac{di_{L,s}^{r}}{dt} \simeq -i_{L,s}R_{ds} - i_{L,p}R_{sd}^{*} - \frac{3}{2}i_{L,s}R$$
(9)

where R_{sd}^* is 3rd-quad ON-state resistance under $i_{L,p}$. While the MOS channel dominates, the steady-state output of the "two-half-bridge conduction" $i_{L,s,2hf}$ is

$$i_{L,s,2hf} = \frac{DV_{\text{bus}}}{R_{ds} + 0.5DR_{ds}^* + 0.5(1-D)R_{sd} + 1.5R}$$
(10)

3.2. Body Diode Dominates

 V_{th3} varies for different types of MOSFETs, V_{SD} , and temperatures, but a negative gate bias is essential to prevent unintentional conduction. In this paper, to cover most situations of MOSFETs rather than only the diode current of the extreme case, the negative drive voltage provided by the system partially forms the MOS channel: viz., both paths have current. If the MOS channel needs to be completely closed (i.e., the inversion layer does not exist), a greater reverse bias may be required.

As the negative gate bias increases, the potential barrier grows with the depletion layer's extension, increasing the pn junction's turn-on voltage V_f . If $V_{SD} > V_f$, the semi-open channel inversion layer is parallel to the body diode.

As shown in Table 1, the characteristics of the body diode need to be considered during the freewheeling phase. The phase inductance voltage is independent of the gate bias voltage in the "forward" current mode. Thus, the current change during the rising phase of the switching cycle is consistently derived from (5). In the "reverse" current mode, the line current change in the "one-half-bridge conduction" mode is

$$\Delta i_{L,s,1hf}^{r} = \frac{V_{bd} + i_{L,s}R_{bd} + i_{L,p}R_{ds}^{*} + 1.5i_{L,s}R}{1.5L} \cdot \tau_{r}$$
(11)

where V_{bd} and R_{bd} are the equivalent forward voltage and resistance of 3rd-quad characteristics, respectively. Similarly, for the "two-half-bridge conduction" mode, the current change with two parallel MOSFETs operating in the third quadrant is

$$\Delta i_{L,s,2hf}^{r} = \frac{V_{bd}^{*} + i_{L,p}R_{bd}^{*} + i_{L,s}R_{ds} + 1.5i_{L,s}R}{1.5L} \cdot \tau_{r}$$
(12)

Symbols with superscript asterisks correspond to the values under the phase current. The steady-state current can be derived for two conduction modes as follows:

$$i_{L,s,1hf} = \frac{DV_{bus} - (1 - D)V_{bd}}{DR_{ds} + 0.5R_{ds}^* + (1 - D)R_{bd} + 1.5R}$$
(13)

$$i_{L,s,2hf} = \frac{DV_{\text{bus}} - (1-D)V_{bd}^*}{R_{ds} + 0.5DR_{ds}^* + 0.5(1-D)R_{bd}^* + 1.5R}$$
(14)

4. Combined TSEPs as a Temperature Inductor

4.1. TSEPs Based on the Datasheet

According to (8), (10), (13), and (14), the response current, as the inverter output, is determined by four electrical parameters of MOSFETs, which are related to the junction temperature, operating current, and gate bias. The gate bias, serving as the trigger prerequisite, has been fixed. Therefore, based on the datasheet, the TSEP functions $R_{ds} = f(i, T_i)$ related



to the 1st-quad- and 3rd-quad-relevant $R_{sd} = g(i, T_j)$, $V_{bd} = h(i, T_j)$, and $R_{bd} = \phi(i, T_j)$ are defined. Their extraction method is shown in Figure 5.

Figure 5. The definition of four TSEPs of a SiC MOSFET based on the figures in the datasheet: (**a**) R_{ds} , (**b**) R_{sd} , and (**c**) V_{bd} and R_{bd} .

 R_{ds} and R_{sd} can be obtained by the ratio of V_{DS} and I_{DS} , as shown in Figure 5a and 5b, respectively. When the body diode dominates, the reverse voltage drop of the MOSFET V_{SD} is composed of V_{bd} and the voltage drop of the equivalent ON-state resistance R_{bd} in Figure 5c.

Polynomial surface fitting can be carried out based on three temperature points, as Figure 6 shows.



Figure 6. Polynomial-fitting surfaces for four TSEPs serving as the lookup table: (**a**) R_{ds} , (**b**) R_{sd} , (**c**) V_{bd} , and (**d**) R_{bd} .

Figure 6a shows that the ON-resistance R_{on} under $V_{GS} = 15$ V and $I_{DS} = 20$ A, provided by the datasheet, follows a reverse parabolic trend with temperature under the specified operating conditions. It demonstrates that the accuracy of the fitting results is

satisfactory. In the third quadrant, the relationship between R_{sd} and R_{bd} with the operating current shows the opposite trend to the first quadrant. However, compared with R_{bd} , R_{sd} has higher sensitivity to the junction temperature, as shown in Figure 6b,d. Figure 6c shows that V_{bd} is highly sensitive to temperature and current changes.

As the measured current acts as a known input for four TSEP functions, the relationship curve between the TSEPs (resistance and voltage) and the junction temperature as the estimated target can be dynamically established under this output current. Based on the various steady-state currents derived in Section 3, the simultaneous equation to calculate the total resistance can be obtained by

$$A \times \begin{bmatrix} R_{ds} & R_{sd} & R_{bd} & R \end{bmatrix}^T = C$$
(15)

$$\begin{bmatrix} (i_{L,s}) + \frac{1}{2}D(i_{L,p}) & \frac{1}{2}[1-D](i_{L,p}) & 0 & \frac{3}{2} \\ D(i_{L,s}) + \frac{1}{2}(i_{L,p}) & [1-D](i_{L,s}) & 0 & \frac{3}{2} \\ (i_{L,s}) + \frac{1}{2}D(i_{L,p}) & 0 & \frac{1}{2}[1-D](i_{L,p}) & \frac{3}{2} \\ D(i_{L,s}) + \frac{1}{2}(i_{L,p}) & 0 & [1-D](i_{L,s}) & \frac{3}{2} \end{bmatrix} \begin{bmatrix} R_{ds} \\ R_{sd} \\ R_{bd} \\ R \end{bmatrix} = \begin{bmatrix} DV_{bus}/i_{L,s} \\ DV_{bus}/i_{L,s} - [1-D]V_{bd}(i_{L,p})/i_{L,s} \\ DV_{bus}/i_{L,s} - [1-D]V_{bd}(i_{L,s})/i_{L,s} \end{bmatrix}$$
(16)

where the first two equations describe the MOS channel dominating in different conduction modes, and the latter two represent the diode dominating. The matrix *A* stands for the resistance-related coefficients and the corresponding input value of the TSEP function, i.e., in brackets. In (16), the first and third rows express the "two-half-bridge conduction" mode, and the second and fourth rows represent "one-half-bridge conduction", here omitting the subscript. In addition, if the gate bias or conduction mode is inconsistent, the current in different rows is diverse even at constant *D*. The matrix *C* is the output matrix, which calculates the equivalent resistance by system-supplied voltage and output current.

According to (8), (10), (13), and (14), the current is dependent on the duty cycle D as a control variable and TSEPs, which in turn rely on the current to form a mutual coupling. Therefore, the current is a variable input for TSEP functions, which can be decoupled by measuring the mean value of the steady-state response. In addition, all elements in the last column of the matrix A in (16) are the same: i.e., the resistance R coefficients of the stator winding are identical, and the phase resistance is not related to the current. Therefore, its effect can be eliminated by pairwise subtraction from the simultaneous equations. The phase resistance R independent of the current is ignored in the following.

4.2. Combined Resistance R_{co} as TSEP of MOSFETs

The pairwise subtraction of (16) can be divided into three types: one is the sequential response of the two conduction modes under the dominance of MOS channels (the first minus the second row); the second only considers the dominance of the body diode triggered by the negative gate bias, i.e., subtracting the fourth row from the third; and finally, in the third type, both are involved, thus achieving DGB, that is, subtracting the first row from the third. To classify, the TSEP functions were placed on the same side of equations to form the equivalent resistance R_{eq} , not including R, and the mean value of the measured current was substituted into the three-dimensional TSEP functions for dimensionality reduction. The equation for estimating junction temperature can be summarized as follows:

$$\{R_{eq,1}\}_{\text{cond.mode}}^{\text{gatebias.dir}} - \{R_{eq,2}\}_{\text{cond.mode}}^{\text{gatebias.dir}} = R_{co} = D[\frac{V_{\text{bus}}}{i_{s,1}} - \frac{V_{\text{bus}}}{i_{s,2}}]$$
(17)

where the superscript of R_{eq} represents the direction of the gate bias of the freewheeling MOSFET, and the subscript stands for the conduction mode, which are the trigger conditions for R_{eq} . The subscript number of R_{eq} corresponds to the stage of the current pulse. Therefore, (17) introduces a two-stage current pulse trigger strategy with an identical *D*. The combined resistance R_{co} , as the proposed TSEP for a SiC MOSFET, is the difference between two R_{eq} .

The right side of (17) is defined as the "measurement side", which is only related to the measured targets: V_{bus} and steady-state $i_{L,s}$. In the proposed method, both are existing and necessarily measured signals in the system. The left side of (17) is defined as the "table creation side", which dynamically builds a lookup table based on the real-time current obtained.

$$R_{co} = \begin{bmatrix} \left\{ R_{ds}(i_s) + \frac{1}{2}DR_{ds}(i_p) + \frac{1}{2}[1-D]R_{sd}(i_p) \right\}_{2hf}^{pos} - \left\{ DR_{ds}(i_s) + \frac{1}{2}R_{ds}(i_p) + [1-D]R_{sd}(i_s) \right\}_{1hf}^{pos} \\ R_{co} = \begin{bmatrix} \left\{ R_{ds}(i_s) + \frac{1}{2}DR_{ds}(i_p) + \frac{1}{2}[1-D]R_{bd}(i_p) + \frac{[1-D]}{i_s}V_{bd}(i_p) \right\}_{2hf}^{neg} - \left\{ DR_{ds}(i_s) + \frac{1}{2}R_{ds}(i_p) + [1-D]R_{bd}(i_s) + \frac{[1-D]}{i_s}V_{bd}(i_s) \right\}_{1hf}^{neg} \\ \left\{ R_{ds}(i_s) + \frac{1}{2}DR_{ds}(i_p) + \frac{1}{2}[1-D]R_{sd}(i_p) \right\}_{2hf}^{pos} - \left\{ R_{ds}(i_s) + \frac{1}{2}DR_{ds}(i_p) + \frac{1}{2}[1-D]R_{bd}(i_p) + \frac{[1-D]}{i_s}V_{bd}(i_p) \right\}_{2hf}^{neg} \end{bmatrix}$$
(18)

where $i_s = i_{L,s}$ and $i_p = i_{L,p}$ for simplification. The formulas in the curly braces represent R_{eq} . Therefore, (18) provides theoretical formulas for three dynamic table-making approaches in the corresponding rows.

Three dynamic lookup-table-making approaches were simulated at a specific set temperature ($T_j = 75$ °C) with a small duty cycle *D* based on the spice model that the power SiC MOSFET supplier provided to verify the feasibility of the proposed junction temperature estimation method without additional measurement hardware and demonstrate the dynamic table-making process and its temperature estimation procedure, as shown in Figure 7.



Figure 7. Dynamic creation of the two-dimension lookup table of resistance when the MOSFET is at $T_j = 75 \text{ °C}$ with D = 0.03 based on the "spice" model: (a) $R_{eq}(T_j)$ with different conduction modes and gate biases; (b) three approaches to creating the R_{co} table considering various combinations of gate bias directions.

The two-dimensional relationship curve between R_{eq} and T_j is obtained by introducing the mean value of the steady-state current into the TSEP functions under different triggering conditions, as shown in Figure 7a. The two adjacent curves (i.e., two R_{eq}) triggered by the positive gate bias are too close together, while the distance between the two triggered by the negative gate bias is relatively large. $R_{eq,2hf}$ and $R_{eq,1hf}$ under the negative gate bias are approximately four times higher than those under the positive, and their relationship with temperature tends to be opposite. Then, the final lookup table curve describing the relationship between R_{co} and T_j is formed by R_{eq} pairwise subtraction (i.e., a two-stage current pulse injection), as shown in Figure 7b. The black dashed line represents the constant resistance value calculated by the "measurement side", and it has an intersection point with the curve of the "table creation side", whose x-axis value is the estimated value of the junction temperature. The top figure in Figure 7b shows that the approach only involved the positive bias; the curve has a small change of about 0.005 Ω in the entire temperature range and is not monotonic. Hence, there may be multiple solutions, and additional conditions must be introduced to determine the unique value, so this approach is excluded. However, the middle figure exhibits that the change range has expanded about 5 times compared to the positive bias, and both stages of this approach concern the negative gate bias in the third quadrant only. However, the order of the change magnitude shown in the figure below is $10^{-1} \Omega$, which is the largest among the three types of approaches.

Figure 8 provides the monotonicity judgment of the latter two methods, comparing the derivative of R_{co} on junction temperature under different set operating conditions (i.e., TSEPs at the set $T_{j,act}$) with two kinds of duty cycles D.



Figure 8. Derivatives of the dynamically created table R_{co} on junction temperature T_j under different test conditions (**a**) involving only the negative gate bias and (**b**) involving the dual-gate bias (pos. and nega.).

In Figure 8a, the method involving only the negative gate bias of the third quadrant has a derivative that crosses zero in the low-temperature range, so the established R_{co} is not monotonic. Figure 8b shows that the derivative of R_{co} involving two quadrants always remains positive. In addition, this approach has a greater variation with a smaller duty cycle. Therefore, this method is optimal among the three and satisfies application requirements.

5. Experimental Verification

The simulation fully demonstrates the feasibility and advantages of the proposed method. However, there are some differences between the "spice" model provided by the manufacturer and the actual situation, so the proposed algorithm was implemented and deployed into a self-built drive board to test the accuracy. This experimental rig is composed of an inverter board adopting six commercial-type discrete SiC MOSFETs and a Y-connected three-phase PMSM with a brake disc. The parameters are listed in Table 2.

To ensure consistency in the inverter and accurately evaluate the algorithm, necessary static and dynamic tests were conducted on the MOSFETs before board-making to screen them. Therefore, it can be assumed that all output- and temperature-related characteristics of the six MOSFETs are consistent. According to (17), both the "table creation side" and the "measurement side" are highly correlated with the duty cycle, and the dead time set

to prevent half-bridge short-circuits will reduce the actual conduction and freewheeling duration, which can cause estimation errors. Therefore, the actual duty-cycle calculation is

$$D_{\rm act} = \left(1 - \frac{\tau_{dt}}{D \cdot \tau_{sw}}\right) \cdot D \tag{19}$$

where τ_{dt} is the set dead time for half-bridges. Figure 9a shows the entire test bench used to evaluate and verify the proposed method for estimating the junction temperature of the MOSFET in the prototype drive system. Figure 9b provides the measurement results at $T_j = 64.8$ °C, namely, the phase current, line current, and bus voltage under positive and negative biases.

Table 2. Key parameters of the drive experimental rig.

System	Parameter	Value		
SIC MOSEET	Type On-resistance, mΩ	C3M0075120D 75 (V _{gs} = 15 V, I _{ds} = 15 A)		
Inverter	Gate–source voltage, V Carrier frequency, kHz Dead time, μs	+15/-2 10 0.1		
Traction Motor	Rated power, kW Rated current, A Pole pairs	3.8 17 4		



Figure 9. Test evaluations of the proposed method. (a) Experimental bench. (b) Measured signals of the oscilloscope and IR image for $T_i = 64.8$ °C under D = 0.05.

The choice of -2 V as the negative driving voltage is not for a particular purpose, nor is it the recommended negative voltage level for the selected SiC power semiconductor. It is just a relatively random negative voltage because the used driving voltage for the SiC MOSFET may have an offset. By the proposed method, even utilizing the non-recommended voltage level can provide accurate estimation results. However, the negative driving voltage cannot be too small, as it introduces the influence of threshold voltage drift.

Firstly, several essential prerequisites need to be met before experimental validation. The electric brake is used to lock the rotor to eliminate the influence of mechanical transients on the current to simulate the start–stop or parking state of the vehicle. To better observe the actual junction temperature, the chip needs to be exposed, while only two SiC power MOSFETs of the *U* phase (i.e., on the identical half-bridge) are opened, considering that they retained their original packages in the comparison. The temperature of the wafer is measured using an infrared (IR) thermal imager and defined as the true value, as Figure 9b shows. Due to the two opened devices located on one half-bridge, the "two-half-bridge conduction" mode was adopted to compare the current with the unopened half-bridge to

ensure that the measured junction temperature has a representation. When the current is the same, it indicates that the thermal states of the two half-bridges are consistent. Therefore, two half-bridges of the U and V phases are conducted simultaneously in two stages, whose distinction is the gate bias of the MOSFET in the third quadrant, resulting in apparent changes in current, as shown in Figure 9b.

In addition, the average value of the steady-state pulse current can prevent electrical transients and measurement errors. The time for a single-stage pulse (i.e., a conduction mode) is set to 0.02 s, and then the total time is 0.04 s. Therefore, the self-heating of the inverter is extremely small, the dual-gate bias strategy will not impact the temperature of the MOSFET, and the period to reach the steady state of the current is related to the motor phase inductance; hence, the time can even be further reduced. Similarly, the short-term current pulses do not heat the temperature-sensitive motor windings, so the resistances *R* of the two stages are identical, thus completely decoupling and eliminating their effects, as shown in (18).

Using a heater and steady-state current injection, the MOSFETs of the inverter are uniformly heated to the specific measurement point of the junction temperature and stabilized, and the current junction temperature is estimated using the proposed dual-gate bias control strategy and identification algorithm. Based on the proposed algorithm, twogroup control tests were carried out with different duty cycles (i.e., at different operating points), and the accuracy of junction temperature estimation was also evaluated through simulation and an experiment over a wide temperature range, as shown in Figure 10.



Figure 10. Error bars of temperature estimated using the proposed method under different conditions. (a) Duty cycle D = 0.03. (b) Duty cycle D = 0.05.

Each trial was performed five times under consistent temperature conditions to obtain its average. The temperature estimation method of the proposed dual-gate bias strategy has a small simulation error, which illustrates its feasibility. Moreover, on the test bench, it was implemented multiple times at various stable temperatures, and the maximum single errors were mostly within 5 °C and the mean error was below 2 °C when the duty cycle was 0.03 or 0.05.

Table 3 lists the root mean square error (RMSE) and mean absolute error (MAE) for dual-gate bias temperature estimation.

Validation Type	Derte Cerde D	Estimated T _j			
	Duty Cycle D =	RMSE/°C	MAE/°C		
Simulation	0.03	1.98	1.67		
	0.05	1.48	1.27		
Experiment	0.03	2.28	1.83		
	0.05	2.36	2.02		

 Table 3. Estimation errors of junction temperature.

The results show that the proposed method has a lower dispersion degree and a mean error of about 2 °C. In Figure 8, under a wide temperature difference, the dynamically created TSEP-combined R_{co} introduced by the proposed method has a similar trend and change quantity between -40 and 175° C. Therefore, the sensitivity of R_{co} based on a certain test point in the experiment can represent the temperature-sensitive characteristics of the device under a specific duty cycle. R_{co} exhibits a high sensitivity positively correlated with temperature (roughly $5.67 \times 10^{-4} \Omega/^{\circ}$ C for D = 0.03 and $3.56 \times 10^{-4} \Omega/^{\circ}$ C for D = 0.05).

As shown in Table 3, the selection of the duty cycle has a relatively small impact on the accuracy of temperature estimation, which also indicates the broad adaptability of the proposed method and the low requirement for the current range. A larger duty cycle will inevitably introduce a higher steady-state current and heat, so a smaller duty cycle (i.e., a small current pulse) is superior and recommended.

Therefore, to obtain a more comprehensive test at D = 0.03, experimental verification was conducted during slow heating and cooling processes, and the results are in Figure 11.



Figure 11. The deviation of the estimation for junction temperature T_j under duty cycle D = 0.03 in the heating/cooling process.

The wide-range test from 15 to 105 °C showed that the estimation error of every measurement point is located within 15% relative error in centigrade. In addition, the histogram shows the error distribution, exhibiting a Gaussian distribution trend, and the maximum error is about 6 °C. These results fully demonstrate the accuracy of the proposed junction temperature estimation method for the SiC MOSFET triggered by the dual-gate bias of the third quadrant.

6. Advantages of the Proposed Method

Moreover, the advantage of the proposed method is verified by comparing it with the traditional method using current injection. The traditional method only considers the positive-bias freewheeling of the lower half-bridge MOSFET, so other conditions need to be used to supplement the lack of negative bias conditions, such as using two current pulses with different duty cycles or introducing two switching modes to construct the differences in current pulses.

In order to simplify the complexity of the algorithm, the minimum duty cycle and a low current are used, but the nonlinearity of the device at low currents is also amplified. Furthermore, traditional methods ignore the correlation between the electrical characteristics of power semiconductors and operating points, to which TSEPs of the MOSFET are also sensitive. A comparison of the estimation errors between the proposed method and the



traditional method was carried out based on the same test points, at which the experiment was repeated three times to obtain the mean value, as shown in Figure 12.

Figure 12. The comparison of estimation results between the proposed method and traditional method with D = 0.03.

In Figure 12, the error of estimated T_j compared with the traditional method fluctuates up to about 55 °C, while it can remain at about ± 2 °C for the absolute error and below 7.2% for the relative error in centigrade with the proposed method. The comparison results indicate that the proposed method has good stability and high accuracy by introducing the dual-gate bias in the third quadrant and relevant electrical characteristics of the operating point, which is suitable for automobile applications.

Finally, a comprehensive comparison has been made between the proposed method in this article and previous TSEP works related to conduction characteristics, as shown in Table 4.

Methods	TSEPs	Test Temp. Range∕°C	Sensitivity * 10 ⁻³ /°C	Intro. Current Nonlinearity	Additional Device	Est. Error <i>RMSE</i> /°C
Lu [28]	Ron, Vdrop	10~85	0.063 Ω, -1.44 V	no	no	3.28
Dianov [27]	ΔU_{inv}	20~120	$\simeq 0.79 \text{ V}$	no	no	$\simeq 4.09$
Zhang [20]	$R_{\rm ds,on}(V_{\rm ds}), V_{\rm sd}$	20~110	0.81 V, 1.915 V	yes	yes	-
Kestler [21]	$V_{\rm sd}$	$20 \sim 120$	$-2.2 \mathrm{V}$	yes	yes	-
This article	R_{co}	15~105	0.57 Ω	yes	no	2.28

Table 4. Comparison of various methods for junction temperature estimation in [20,21,27,28].

* The unit of sensitivity is mV/ $^{\circ}$ C or m Ω / $^{\circ}$ C.

The methods in Table 4 all utilize TSEPs based on the conduction characteristics of power semiconductors for junction temperature estimation. The first two methods are for IGBTs, while the latter three are for SiC MOSFETs. Of the two methods for IGBTs, the method in [28] is for EV application, similar to this article, while that in [27] is suitable for washing machine drives, so the accuracy requirements may be different. All methods were calibrated or validated within roughly similar testing ranges. However, only a comprehensive calibration of TSEP was conducted in [20,21], lacking application verification on the bench. The combined TSEP proposed in this article has slightly lower sensitivity (which is also affected by different types of devices) compared to other methods but introduces nonlinear characteristics of the conduction current to establish R_{co} dynamically, and it achieves high-precision junction temperature estimation without changing the existing circuit. The root mean square of the estimation error is the smallest, 2.28 °C.

7. Conclusions

This paper proposes an innovative technique for the sensorless estimation of the junction temperature of SiC MOSFETs in traction inverters by introducing the 3rd-quad characteristic using a dual-gate bias strategy and identifying the dynamically created TSEP-combined R_{co} . Innovatively considering the impact of the working current on the TSEPs of power semiconductors has improved estimation accuracy. The proposed method only requires the existing measured signals (i.e., V_{bus} and i_p), without any additional equipment, indicating that the proposed method has high portability and universality. The proposed method is independent of any temperature sensors. Due to its non-transient behavior, the winding effects being decoupled, and the introduction of the dual-gate bias strategy, it can be extended to various motor topologies and traction inverters composed of SiC MOSFETs. This article conducted comprehensive testing on a self-built test bench, and the experimental results showed that the proposed method has sufficient accuracy, with an average estimation error within 2 °C. In addition, compared with the traditional method, it demonstrates its superiority.

The proposed method is suitable for vehicle parking or start-stop states and can play a significant role in achieving the thermal safety of traction systems without changing hardware or affecting output power. It accurately provides the initial thermal state of the SiC MOSFET and can be used as input for other transient temperature rise estimation models. In addition, it can also serve as a redundant system for diagnosis to determine temperature sensor faults, thereby improving the reliability of EVs.

Author Contributions: Conceptualization, Y.L. and C.Z.; methodology and investigation, Y.L. and C.Z.; software, Y.L. and J.L.; validation, Y.L., Y.D., J.L. and H.Y.; formal analysis, Y.L.; data curation, Y.L., Y.D. and X.L.; writing—original draft preparation, Y.L.; supervision, X.Z. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Institutional Review Board Statement: This study was approved by the Institutional Review Board of Shanghai Jiao Tong University.

Informed Consent Statement: Not applicable.

Data Availability Statement: The data can be accessed from this manuscript.

Conflicts of Interest: The authors declare no conflicts of interest.

References

- Reimers, J.; Dorn-Gomba, L.; Mak, C.; Emadi, A. Automotive traction inverters: Current status and future trends. *IEEE Trans. Veh. Technol.* 2019, 68, 3337–3350. [CrossRef]
- Zhang, L.; Yuan, X.; Wu, X.; Shi, C.; Zhang, J.; Zhang, Y. Performance evaluation of high-power sic mosfet modules in comparison to si igbt modules. *IEEE Trans. Power Electron.* 2019, 34, 1181–1196. [CrossRef]
- Ding, X.; Du, M.; Duan, C.; Guo, H.; Xiong, R.; Xu, J.; Cheng, J.; Chi Kwong Luk, P. Analytical and experimental evaluation of sic-inverter nonlinearities for traction drives used in electric vehicles. *IEEE Trans. Veh. Technol.* 2018, 67, 146–159.
- 4. Yin, S.; Liu, Y.; Liu, Y.; Tseng, K.J.; Pou, J.; Simanjorang, R. Comparison of sic voltage source inverters using synchronous rectification and freewheeling diode. *IEEE Trans. Ind. Electron.* **2018**, *65*, 1051–1061.
- 5. Yamaguchi, K.; Katsura, K.; Yamada, T.; Sato, Y. Criteria for using antiparallel sic sbds with sic mosfets for sic-based inverters. *IEEE Trans. Power Electron.* **2020**, *35*, 619–629.
- Zhang, R.; Lin, X.; Liu, J.; Mocevic, S.; Dong, D.; Zhang, Y. Third quadrant conduction loss of 1.2–10 kv sic mosfets: Impact of gate bias control. *IEEE Trans. Power Electron.* 2021, *36*, 2033–2043.
- Li, B.; Chen, M.; Wang, X.; Chen, N.; Sun, X.; Zhang, D. An optimized digital synchronous rectification scheme based on time-domain model of resonant cllc circuit. *IEEE Trans. Power Electron.* 2021, *36*, 10933–10948. [CrossRef]
- 8. Han, K.; Baliga, B.J. Comprehensive physics of third quadrant characteristics for accumulation- and inversion-channel 1.2-kv 4h-sic mosfets. *IEEE Trans. Electron. Devices* **2019**, *66*, 3916–3921.

- 9. Tang, L.; Jiang, H.; Zhong, X.; Qiu, G.; Mao, H.; Jiang, X.; Qi, X.; Du, C.; Peng, Q.; Liu, L.; et al. Investigation into the third quadrant characteristics of silicon carbide mosfet. *IEEE Trans. Power Electron.* **2023**, *38*, 1155–1165. [CrossRef]
- 10. Long, X.; Jun, Z.; Zhang, B.; Chen, D.; Liang, W. A unified electrothermal behavior modeling method for both sic mosfet and gan hemt. *IEEE Trans. Ind. Electron.* **2021**, *68*, 9366–9375. [CrossRef]
- 11. González, J.A.O.; Alatise, O. A novel non-intrusive technique for bti characterization in sic mosfets. *IEEE Trans. Power Electron.* **2019**, *34*, 5737–5747.
- Qi, J.; Yang, X.; Li, X.; Chen, W.; Tian, K.; Wang, M.; Guo, S.; Yang, M. Comparative temperature dependent evaluation and analysis of 1.2-kv sic power diodes for extreme temperature applications. *IEEE Trans. Power Electron.* 2020, 35, 13384–13399. [CrossRef]
- Luo, H.; Mao, J.; Li, C.; Iannuzzo, F.; Li, W.; He, X. Online junction temperature and current simultaneous extraction for sic mosfets with electroluminescence effect. *IEEE Trans. Power Electron.* 2022, 37, 21–25. [CrossRef]
- 14. Stella, F.; Pellegrino, G.; Armando, E.; Daprà, D. Online junction temperature estimation of sic power mosfets through on-state voltage mapping. *IEEE Trans. Ind. Appl.* **2018**, *54*, 3453–3462. [CrossRef]
- Yu, H.; Jiang, X.; Chen, J.; Wang, J.; Shen, Z.J. A novel real-time junction temperature monitoring circuit for sic mosfet. In Proceedings of the 2020 IEEE Applied Power Electronics Conference and Exposition (APEC), New Orleans, LA, USA, 15–19 March 2020; pp. 2605–2609.
- 16. Niu, H.; Lorenz, R.D. Real-time junction temperature sensing for silicon carbide mosfet with different gate drive topologies and different operating conditions. *IEEE Trans. Power Electron.* **2018**, *33*, 3424–3440. [CrossRef]
- Qiao, L.; Wang, F.; Dyer, J.; Zhang, Z. Online junction temperature monitoring for sic mosfets using turn-on delay time. In Proceedings of the 2020 IEEE Applied Power Electronics Conference and Exposition (APEC), New Orleans, LA, USA, 15–19 March 2020; pp. 1526–1531.
- 18. Sun, P.; Guo, Y.; Wu, T.; Zhao, Z.; Lai, P.; Chen, Z.; Qi, L.; Cui, X. An online junction temperature monitoring correction method for sic mosfets at different parasitic parameters. *IEEE J. Emerg. Sel. Top. Power Electron.* **2022**, *10*, 5007–5018. [CrossRef]
- Zhang, Q.; Yang, Y.; Zhang, P. A novel method for monitoring the junction temperature of sic mosfet on-line based on on-state resistance. In Proceedings of the 2019 22nd International Conference on Electrical Machines and Systems (ICEMS), Harbin, China, 11–14 August 2019; pp. 1–5.
- Zhang, Y.; Zhang, Y.C.; Wong, V.H.; Kalker, S.; Caruso, A.; Ruppert, L.; Iannuzzo, F.; de Doncker, R.W. Figures-of-Merit Study for Thermal Transient Measurement of SiC MOSFETs. *IEEE Trans. Power Electron.* 2024, *39*, 11583–11595. [CrossRef]
- Kestler, T.; Bakran, M. Junction Temperature Measurement of SiC MOSFETs: Straightforward as it Seems? In Proceedings of the PCIM Europe 2018, International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, Nuremberg, Germany, 5–7 June 2018; pp. 1–6.
- Hu, H.; Wang, Z.; Zhou, Y.; Zhou, D.; Xin, G.; Shi, X. Online junction temperature monitoring for discrete sic mosfet based on on-state voltage at high temperature. In Proceedings of the 2022 IEEE Transportation Electrification Conference and Expo, Asia-Pacific (ITEC Asia-Pacific), Haining, China, 28–31 October 2022; pp. 1–4.
- 23. Karakaya, F.; Maheshwari, A.; Banerjee, A.; Donnal, J.S. An approach for online estimation of on-state resistance in sic mosfets without current measurement. *IEEE Trans. Power Electron.* **2023**, *38*, 11463–11473. [CrossRef]
- 24. Luo, H.; Chen, Y.; Li, W.; He, X. Online high-power p-i-n diode junction temperature extraction with reverse recovery fall storage charge. *IEEE Trans. Power Electron.* 2017, *32*, 2558–2567.
- Hoffmann, F.; Soler, V.; Mihaila, A.; Kaminski, N. Power cycling test on 3.3kv sic mosfets and the effects of bipolar degradation on the temperature estimation by vsd-method. In Proceedings of the 2019 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD), Shanghai, China, 19–23 May 2019; pp. 147–150.
- Kempiak, C.; Lindemann, A.; Idaka, S.; Thal, E. Comparative study of determining junction temperature of sic mosfets during power cycling tests by a tj sensor and the vsd(t)-method. In Proceedings of the CIPS 2020, 11th International Conference on Integrated Power Electronics Systems, Berlin, Germany, 24–26 March 2020; pp. 1–6.
- 27. Dianov, A. An algorithm for offline measurement of motor stator resistance and voltage drop across inverter switches for washing machine drives. *IEEE J. Emerg. Sel. Top. Power Electron.* **2022**, *10*, 5798–5808. [CrossRef]
- Lu, Y.; Lu, X.; Li, J.; Yin, H.; Ding, Y.; Zhu, C.; Zhang, X. Temperature co-estimation of stator winding and igbt module of automotive electric drive system based on sequential current pulse injection. *IEEE Trans. Transp. Electrif.* 2023, 10, 4871–4881. [CrossRef]
- Chen, M.; Wang, H.; Pan, D.; Wang, X.; Blaabjerg, F. Thermal characterization of silicon carbide mosfet module suitable for high-temperature computationally efficient thermal-profile prediction. *IEEE J. Emerg. Sel. Top. Power Electron.* 2021, 9, 3947–3958. [CrossRef]

- 30. Cui, H.; Hu, F.; Zhang, Y.; Zhou, K. Heat spreading path optimization of igbt thermal network model. *Microelectron. Reliab.* **2019**, 103, 113511. [CrossRef]
- 31. Heng, K.; Yang, X.; Wu, X.; Ye, J.; Liu, G. A temperature-dependent physical thermal network model including thermal boundary conditions for sic mosfet module. *IEEE Trans. Electron. Devices* **2022**, *69*, 444–4452. [CrossRef]

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.