

Article

Non-Isolated Interleaved Hybrid Boost Converter for Renewable Energy Applications

Girish Ganesan Ramanathan ^{1,*} and Naomitsu Urasaki ^{2,†}

¹ Graduate School of Engineering and Science, University of the Ryukyus, Nishihara-cho 903-0129, Okinawa, Japan

² Faculty of Engineering and Science, University of the Ryukyus, Nishihara-cho 903-0129, Okinawa, Japan; urasaki@tec.u-ryukyu.ac.jp

* Correspondence: girish.ganesan90@gmail.com

† Current address: Department of Engineering and Science, University of the Ryukyus, 1 Senbaru, Nishihara-cho 903-0129, Okinawa, Japan.

Abstract: DC-DC boost converters are necessary to extract power from solar panels. The output voltage from these panels is far lower than the utility voltage levels. One of the main functions of the boost converter is to provide a considerable step-up gain to interface the panel to the utility lines. There are several techniques used to boost the low panel voltage. Some of the issues faced by these topologies are a high duty ratio operation, complex design with multiple active switches and discontinuous input current that affects the power drawn from the panel. This paper presents a boost converter topology that combines the advantages of an interleaved structure, a voltage lift capacitor and a passive voltage multiplier network. A mathematical analysis of the proposed converter during its various modes of operation is presented. A 100 W prototype of the proposed converter is designed and tested. The prototype is controlled by a PIC16F18455 microcontroller. The converter is capable of achieving a gain of 10 without operating at extremely high duty ratios. The voltage stress of the switch is far lower than the maximum output voltage.



Citation: Ramanathan, G.G.; Urasaki, N. Non-Isolated Interleaved Hybrid Boost Converter for Renewable Energy Applications. *Energies* **2022**, *15*, 610. <https://doi.org/10.3390/en15020610>

Academic Editor: Federico Barrero

Received: 25 December 2021

Accepted: 13 January 2022

Published: 15 January 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

Keywords: high gain; interleaved; DC-DC converter; renewable energy; voltage lift capacitor

1. Introduction

There is a shift in energy consumption and generation trends globally. Many countries are moving away from fossil-fuel-based energy sources to renewable energy sources [1,2]. Of the various types of renewable energy sources available, solar energy is the solution of choice for the electrification of rural areas or remote areas with little access to grid power. That said, the deployment of solar photovoltaic (PV) systems is not without issues. The utility voltage levels are significantly higher than the raw output voltage of solar panels. Solar panels are further affected by the ambient temperature, level of solar irradiation and partial shading [3–7]. Therefore, a power electronic interface is mandatory to extract power from the PV panels.

Many converter technologies provide a solution to achieving a high gain. The most basic converter topology, the classic boost converter, provides an output voltage greater than its input voltage as a function of its duty cycle [8–10]. The output voltage of the classic boost converter is solely dependent on the duty cycle of operation, and the voltage stress on the switch is equal to the output voltage. The gain of the classic boost converter is given by $\frac{1}{1-D}$, where D is the duty cycle of the converter. If a gain of 10 is required, the converter needs to operate at a duty of 90%. This operation at an extreme duty ratio may lead to commutation issues at high frequencies. Therefore, there are practical limits on the gain that can be achieved through the classic boost converter. These limits make the classic boost converter not viable for operation at a high gain.

Transformer-based converters, also known as isolated converters, are discussed in [11–13]. The turns ratio of the transformer provides one more degree of design freedom in addition to the duty cycle. The leakage inductances result in additional undesired stored energy, which results in voltage spikes and requires snubbing circuits. In addition, transformer-based circuits are larger and heavier. In cases where isolation is not necessary, tapped-inductors, switched-inductors and switched-capacitor topologies can be used [14–22]. These topologies offer a higher gain by utilizing the energy stored in the switched element. However, similar to isolated topologies, these topologies have leakage inductance issues and current spike issues. Due to the limitations of large leakage inductances and parasitic capacitances, voltage multiplier-based topologies offer a viable alternative. Voltage multiplier-based topologies can offer the output gain in stages [23–25]. However, this increases input current fluctuation, increasing the size and losses as the number of multiplier stages increases. Cascaded converters, also known as quadratic converters, combine and utilize several converters in succession in order to obtain a high gain [26–28].

Converters that draw a continuous input current are beneficial for photovoltaic applications [29,30]. Interleaved boost converters (IBC) have multiple inputs that are phase displaced. This reduces the fluctuations in the current drawn from the source. Though a classic interleaved converter has the advantage of a continuous input current, the gain is identical to that of a classic boost converter [31–34].

Interleaved hybrid converters use an interleaved input structure in addition to another gain stage. This stage is usually a coupled inductor/switched capacitor network. Ref. [35] presents a type of interleaved converter that uses coupled input inductors. This converter provides a gain of $\frac{1}{1-(D_1+D_2)}$, where D_1 and D_2 are the duty cycles of each phase. Though this converter has an excellent current-sharing property, it does not address the issue of a high gain. Ref. [36] presents an interleaved hybrid boost converter with an asymmetric structure. This topology ensures reduced input current and output voltage ripples while providing a gain of $1 + \frac{1}{1-D}$, where D is the duty cycle of the operation. Ref. [37] uses a zero-voltage-switched (ZVS) network with an active clamping circuit. This converter has a gain of $\frac{2N+2}{1-D}$, where N is the turns ratio of coupling and D is the duty cycle of the converter. This converter offers an additional degree of design freedom in the form of an adjustable turns ratio. Ideally, the gain of the converter is 10 at a duty cycle of 60% when $N = 1$. However, the gain drops with an increase in the leakage inductance. Furthermore, this topology is complex because of the presence of the clamping switch, and increases in size as N increases.

This paper presents a non-isolated interleaved hybrid boost converter using the voltage-lift technique and a passive multiplier network. The input of the converter consists of a two-phase IBC. The output of both phases is combined by using a voltage lift capacitor. This is fed to a passive voltage multiplier cell consisting of two diodes and two capacitors. The output is filtered through an output diode and capacitor before being fed to the load. This converter offers a high gain at relatively low duty cycles, continuous input current and low peak overshoot. The details of the converter topology, its various modes of operation, an analysis of the proposed converter and the results of testing the prototype are discussed in the following sections.

1.1. Proposed Converter

Figure 1 shows the proposed interleaved hybrid boost converter. The converter can be viewed in two parts: the interleaved input stage and the passive voltage multiplier cell. L_1 and L_2 are the input inductors; together with switches Q_1 and Q_2 , they form the two-phase interleaved input. The voltage lift capacitor C_{lift} clamps the output of one phase to the other through diode D_1 . The output of the interleaved input stage is fed to the passive voltage multiplier cell. Diodes D_2 and D_3 with capacitors C_1 and C_2 form the passive voltage multiplier network. Diode D_{out} and capacitor C_{out} deliver the output to the load.




Figure 1. Proposed non-isolated interleaved hybrid boost converter.

1.2. Modes of Operation

The converter can be considered as two distinct stages working together to deliver a high gain. The interleaved input stage consists of the active elements that are controlled to vary the output voltage and the passive voltage multiplier cell that adds to the gain of the interleaved stage. Since there are two switches in the active stage, there are two possible scenarios during operation. The modes of operation during each of these scenarios are classified as: (i) Group 1: When duty is $>50\%$, an overlap occurs during which both switches are ON, and (ii) Group 2: When duty is $<50\%$, there is a duration during which both switches are OFF.

The operation of the interleaved stage without considering the passive voltage multiplier cell is explained as follows. Q1:G and Q2:G are the gate pulses given to switches Q1 and Q2. V_{in} is the input voltage. I_{L1} and I_{L2} are the currents through inductors L1 and L2. $V_{C_{lift}}$ is the voltage across C_{lift} . V_O is the output voltage. T is the period of one switching cycle. The characteristic waveforms of various elements are shown in Figure 2.

1.2.1. Group 1: Duty $> 50\%$

Mode 1 ($0 < t < t_1$): Switches Q1 and Q2 are ON. Diode D1 is OFF. Inductors L1 and L2 are charging, i.e., the currents I_{L1} and I_{L2} rise. Capacitor C_{lift} holds the voltage from the previous mode. The capacitor C_{out} supplies the load. The output voltage V_O reduces.

Mode 2 ($t_1 < t < t_2$): Switch Q1 is ON and Q2 is OFF. Diode D1 turns ON. Inductor L1 continues to charge, i.e., the current I_{L1} continues to rise. The input voltage and the energy stored in inductor L2 charge C_{lift} through D1. Current I_{L2} falls. Voltage $V_{C_{lift}}$ increases. Capacitor C_{out} continues to feed the load. The output voltage V_O continues to reduce.

Mode 3 ($t_2 < t < t_3$): Switch Q1 and Q2 are ON. Diode D1 is OFF. Similar to Mode 1, inductors L1 and L2 charge. The voltage lift capacitor C_{lift} holds the voltage from the previous mode. The capacitor C_{out} continues to feed the load. The output voltage V_O continues to reduce.

Mode 4 ($t_3 < t < T$): Switch Q1 is OFF and Q2 is ON. This is the power delivery stage. The input voltage V_{in} , the energy stored in inductor L1 and the voltage across the voltage lift capacitor $V_{C_{lift}}$ discharge into the output capacitor C_{out} . Inductor L2 charges. The voltage across C_{lift} decreases. The output voltage V_O increases.

1.2.2. Group 2: Duty < 50%

Mode 1 ($0 < t < t_1$): Switch Q1 is ON and Q2 is OFF. Diode D1 is ON. Inductor L1 charges, i.e., current I_{L1} increases. During this time, the inductor L2 and capacitor C_{lift} charge through the switch Q1. The capacitor C_{out} supplies the load. The output voltage V_O reduces.

Mode 2 ($t_1 < t < t_2$): Switch Q1 and Q2 are both OFF. Diode D1 is ON. Inductors L1 and L2 begin discharging. The voltage lift capacitor C_{lift} discharges. The output voltage V_O increases.

Mode 3 ($t_2 < t < t_3$): Switch Q1 is OFF and Q2 is ON. Diode D1 is OFF. Inductor L1 and the voltage lift capacitor C_{lift} continue to discharge. Inductor L2 charges. The output voltage V_O reduces.

Mode 4 ($t_3 < t < T$): Switch Q1 and Q2 are OFF. Diode D1 is ON. Inductor L1 continues to discharge. Inductor L2 starts to discharge. The voltage lift capacitor C_{lift} discharges. The output voltage V_O increases.




Figure 2. Characteristic waveforms during operation.

2. Analysis

The analysis is carried out on the various operating modes explained in the previous section. The average energy stored in the capacitor or inductor over one switching operation is zero. The expression for the average energy stored in an inductor is $\frac{1}{T} \int_0^T V_L(t)dt$ and $\frac{1}{C} \int_0^T i_C(t)dt$. By applying this to the energy storage elements in the circuit, we can derive the relation for the gain of the converter. The voltage lift capacitor serves the function of adding the voltage output of the interleaved input in series [25]. The voltage lift capacitor is charged by the operation of Q2; therefore, the average voltage across C_{lift} is

$$V_{C_{lift}} = \frac{V_{in}}{1 - D} \tag{1}$$

where D is the duty ratio given by $D = \frac{T_{ON}}{T}$.

2.1. Analysis of Group 1 Operation

Consider inductor L1. The total duration for which switch Q1 is ON is T_{ON} and the duration for which it is OFF is T_{OFF} .

When Q1 is ON:

$$V_{L1} = V_{in} \quad (2)$$

When Q1 is OFF:

$$V_{L1} = -(V_O - V_{in} - V_{C_{lift}}) \quad (3)$$

Applying volt-second balance to inductor L1,

$$V_{in} \times T_{ON} - (V_O - V_{in} - V_{C_{lift}}) \times T_{OFF} = 0 \quad (4)$$

Simplifying and substituting for D,

$$V_{in} \times D - (V_O - V_{in} - V_{C_{lift}}) \times (1 - D) = 0 \quad (5)$$

$$V_{in} \times D - (V_O - V_{in} - V_{C_{lift}} - V_O \times D + V_{in} \times D + V_{C_{lift}} \times D) = 0 \quad (6)$$

$$-V_O + V_{in} + V_{C_{lift}} + V_O \times D - V_{C_{lift}} \times D = 0 \quad (7)$$

$$V_O - V_O \times D = V_{in} + V_{C_{lift}} - V_{C_{lift}} \times D \quad (8)$$

$$V_O \times (1 - D) = V_{in} + V_{C_{lift}} \times (1 - D) \quad (9)$$

$$\frac{V_O}{V_{in}} = \frac{1}{1 - D} + \frac{V_{C_{lift}}}{V_{in}} \quad (10)$$

Substituting Equation (1),

$$\frac{V_O}{V_{in}} = \frac{2}{1 - D} \quad (11)$$

2.2. Analysis of Group 2 Operation

Consider the voltage lift capacitor (current direction from top to bottom is considered positive). I_O is the output current.

From time $t = 0$ to $t1$:

$$I_{C_{lift}} = I_{L2} \quad (12)$$

From time $t = t1$ to $t2$:

$$I_{C_{lift}} + I_{L2} = I_O + I_{C_{out}} \quad (13)$$

$$I_{C_{lift}} = -I_{L1} \quad (14)$$

From time $t = t2$ to $t3$:

$$I_{C_{lift}} = -I_{L1} \quad (15)$$

$$I_{C_{lift}} = I_O + I_{C_{out}} \quad (16)$$

From time $t = t3$ to T :

$$I_{C_{lift}} + I_{L2} = I_O + I_{C_{out}} \quad (17)$$

$$I_{C_{lift}} = -I_{L1} \quad (18)$$

Averaging the current through C_{lift} :

$$\frac{1}{C_{lift}} [(I_{L2})_0^{t1} - (I_{L1})_{t1}^{t2} - (I_{L1})_{t2}^{t3} - (I_{L1})_{t3}^T] = 0 \quad (19)$$

$$\frac{1}{C_{lift}} [(I_{L2})(t1 - 0) - (I_{L1})(t2 - t1) - (I_{L1})(t3 - t2) - (I_{L1})(T - t3)] = 0 \quad (20)$$

$$I_{L2} \times t1 - I_{L1} [(t2 - t1) + (t3 - t2) + (T - t3)] = 0 \quad (21)$$

$$I_{L2} \times t1 - I_{L1}(T - t1) = 0 \quad (22)$$

Simplifying and expressing $\frac{t1}{T}$ as D,

$$I_{L2} \times D = I_{L1}(1 - D) \quad (23)$$

Similarly, averaging the current through C_{out} ,

$$\frac{1}{C_{lift}} [(-I_O)_{t0}^{t1} + (I_{L1} + I_{L2} - I_O)_{t1}^{t2} + (I_{L1} - I_O)_{t2}^{t3} + (I_{L1} + I_{L2} - I_O)_{t3}^T] = 0 \quad (24)$$

$$- I_O \times t1 + (I_{L1} + I_{L2} - I_O)(t2 - t1 + T - t3) + (I_{L1} - I_O)(t3 - t2) = 0 \quad (25)$$

Simplifying,

$$I_{L1}(T - t1) + I_{L2}(T - t1 + t2 - t3) - I_OT = 0 \quad (26)$$

$$I_{L1}(T - t1) + I_{L2}(T - t1 - (t3 - t2)) - I_OT = 0 \quad (27)$$

Since the gate pulses to each switch are identical, the duration $t1$ is equal to the duration $(t3 - t2)$. Applying this to the above equation and simplifying,

$$I_{L1}(1 - D) + I_{L2}(1 - D - D) - I_O = 0 \quad (28)$$

$$I_{L1}(1 - D) + I_{L2}(1 - 2D) - I_O = 0 \quad (29)$$

From Equation (23),

$$I_{L1} = \frac{I_{L2} \times D}{1 - D} \quad (30)$$

$$I_{L2}D + I_{L2} - 2D \times I_{L2} - I_O = 0 \quad (31)$$

$$I_{L2} - I_{L2} \times D - I_O = 0 \quad (32)$$

$$I_{L2}(1 - D) = I_O \quad (33)$$

$$I_{L2} = \frac{I_O}{(1 - D)} \quad (34)$$

The input current to the converter can be expressed as

$$I_{in} = I_{L1} + I_{L2} \quad (35)$$

$$I_{in} = \frac{I_{L2} \times D}{(1 - D)} + I_{L2} \quad (36)$$

$$I_{in} = \frac{I_O \times D}{(1 - D)^2} + \frac{I_O}{(1 - D)} \quad (37)$$

$$\frac{I_{in}}{I_O} = \frac{D}{(1 - D)^2} + \frac{1}{(1 - D)} \quad (38)$$

The input–output voltage ratios of the current and voltage are related as

$$\frac{V_O}{V_{in}} = \frac{I_{in}}{I_O} \quad (39)$$

The group 2 gain is given by

$$\frac{V_O}{V_{in}} = \frac{D}{(1 - D)^2} + \frac{1}{(1 - D)} \quad (40)$$

Adding the effect of the voltage multiplier cell increases the gain additionally by $\frac{N}{1-D}$, where N is the number of voltage multiplier cells [23]. Applying this to Equations (11) and (40), we obtain the overall gain during group 1 operation,

$$\frac{V_O}{V_{in}} = \frac{2}{1-D} + \frac{N}{1-D} \quad (41)$$

and overall gain during group 2 operation,

$$\frac{V_O}{V_{in}} = \frac{D}{(1-D)^2} + \frac{1}{1-D} + \frac{N}{1-D} \quad (42)$$

The plot of Equations (41) and (42) is shown in Figure 3.




Figure 3. A comparison of gain vs. duty cycle.

3. Converter Design

To prove the validity of the converter, a 280 V/100 W hardware model was built and tested. The prototype uses one passive voltage multiplier cell. This number may be increased as per the requirement of the gain. A closed-loop PI control is implemented using a Microchip PIC16F18455. The controller maintains the set value of the output voltage. The output of the converter is sensed using a LEM LV25-P voltage transducer. The prototype of the converter is shown in Figure 4. The flowchart of the algorithm used to control the prototype is shown in Figure 5. The details of the various elements of the prototype are shown in Table 1.




Figure 4. Hardware prototype of the proposed converter.




Figure 5. Flowchart of the closed-loop PI control scheme.

Table 1. Prototype details.

Parameter	Value/Description
L_1	500 μH
L_2	500 μH
C_{lift}	10 $\mu\text{F}/100\text{ V}$
C_1	10 $\mu\text{F}/100\text{ V}$
C_2	10 $\mu\text{F}/200\text{ V}$
C_{out}	68 $\mu\text{F}/350\text{ V}$
Switches Q1 and Q2	FDP2552
Diodes	STTH302
Voltage Sensor	LV25-P
Controller	Microchip PIC16F18455
MOSFET Drivers	TLP250
Switching Frequency	20 kHz

4. Results

The proposed converter was simulated in PSIM and the 280 V/100 W prototype was tested. It can be seen that the simulated results closely match the results shown by the prototype. Figures 6 and 7 show the output voltage of the converter at start-up. It is seen that the prototype reaches its steady-state output within 400 ms. The peak overshoot is less than 10 V greater than the steady-state voltage of 280 V. Figures 8 and 9 show the input and output voltage waveforms. It is seen that the input varies between 28 V and 44 V, whereas the output maintains a steady voltage of 280 V. This proves the voltage gain capability of the converter, as explained in Equations (41) and (42). Figures 10 and 11 show the input voltage, output voltage and output current of the prototype. It is seen that the converter delivers 103.42 W at 280.5 V. Figures 12 and 13 show the input voltage, input current and output voltage of the proposed converter. It can be seen that the input current is continuous and that the prototype draws 114.64 W of power. The efficiency is calculated to be 90.21% without soft-switching. Figures 14 and 15 show the gate pulse and switch stresses of switch Q1. Figures 16 and 17 show the gate pulse and switch stresses of switch Q2. The duty cycle of the converter is approximately 62%. Switch Q1 has a drain-source voltage of 131.5 V peak and 100 V average during its off-state, whereas switch Q2 has a drain-source voltage of 174 V peak and 100 V average during its off-state. These values are far less than the output voltage of 280 V. It is seen that the proposed converter achieves the above results without using bulky magnetic components or operating at an extreme duty ratio.




Figure 6. Output voltage vs. time.




Figure 7. PSIM simulation of output voltage vs. time.




Figure 8. Input voltage and output voltage.




Figure 9. PSIM simulation of input and output voltages.




Figure 10. Input voltage, output voltage and output current.




Figure 11. PSIM simulation of input voltage, output voltage and output current.




Figure 12. Input voltage, input current and output voltage.




Figure 13. PSIM simulation of input voltage, input current and output voltage.




Figure 14. Switch stresses of Q1.




Figure 15. PSIM simulation of switch stresses of Q1.




Figure 16. Switch stresses of Q2.




Figure 17. PSIM simulation of switch stresses of Q2.

5. Conclusions

A non-isolated interleaved hybrid boost converter for renewable energy applications is presented. The presented topology uses a two-phase interleaved input stage with a voltage lift capacitor connected to a passive voltage multiplier network. An extensive analysis of the various states of the converter operation is presented and verified. A 280 V/100 W prototype of the proposed converter is built and tested. The gain of the converter is compared to other topologies presented in the references, and it can be seen that the presented converter has a higher gain. For a varying input, the proposed converter provides a steady gain of 10 at the designed power of 100 W, with an efficiency of 90.21% without soft-switching. The advantages of the converter are a high gain without using additional magnetic elements and a continuous input current.

Author Contributions: Conceptualization, G.G.R.; investigation, G.G.R.; methodology, G.G.R.; project administration, N.U.; resources, N.U.; software, G.G.R.; supervision, N.U.; validation, G.G.R.; visualization, G.G.R.; writing—original draft, G.G.R.; writing—review and editing, G.G.R. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Luo, F.; Zhang, T.; Mi, Z.; Li, F.; Bai, L.; Liu, G.; Sun, Q.; Wang, X. Study on low-carbon comprehensive benefits of grid-connected photovoltaic generation. In Proceedings of the 2015 IEEE Power & Energy Society General Meeting, Denver, CO, USA, 26–30 July 2015; pp. 1–5.
2. Köberle, A.C.; Gernaat, D.E.; van Vuuren, D.P. Assessing current and future techno-economic potential of concentrated solar power and photovoltaic electricity generation. *Energy* **2015**, *89*, 739–756. [[CrossRef](#)]
3. Silvestre, S.; Chouder, A. Effects of shadowing on photovoltaic module performance. *Prog. Photovolt. Res. Appl.* **2008**, *16*, 141–149. [[CrossRef](#)]
4. Sullivan, C.R.; Awerbuch, J.J.; Latham, A.M. Decrease in photovoltaic power output from ripple: Simple general calculation and the effect of partial shading. *IEEE Trans. Power Electron.* **2012**, *28*, 740–747. [[CrossRef](#)]
5. Das, M.; Agarwal, V. Novel High-Performance Stand-Alone Solar PV System With High-Gain High-Efficiency DC–DC Converter Power Stages. *IEEE Trans. Ind. Appl.* **2015**, *51*, 4718–4728. [[CrossRef](#)]
6. Debnath, D.; Chatterjee, K. Two-Stage Solar Photovoltaic-Based Stand-Alone Scheme Having Battery as Energy Storage Element for Rural Deployment. *IEEE Trans. Ind. Electron.* **2015**, *62*, 4148–4157. [[CrossRef](#)]
7. Eltamaly, A.M. Performance of smart maximum power point tracker under partial shading conditions of photovoltaic systems. *J. Renew. Sustain. Energy* **2015**, *7*, 043141. [[CrossRef](#)]
8. Erickson, R.W.; Maksimovic, D. *Fundamentals of Power Electronics*; Springer Science & Business Media: Berlin/Heidelberg, Germany, 2007.
9. Maksimovic, D.; Cuk, S. Switching converters with wide DC conversion range. *IEEE Trans. Power Electron.* **1991**, *6*, 151–157. [[CrossRef](#)]
10. Sreekanth, T.; Lakshminarasamma, N.; Mishra, M.K. A single-stage grid-connected high gain buck–boost inverter with maximum power point tracking. *IEEE Trans. Energy Convers.* **2016**, *32*, 330–339. [[CrossRef](#)]
11. Wu, T.F.; Chen, Y.C.; Yang, J.G.; Huang, Y.C.; Shyu, S.S.; Lee, C.L. 1.5 kW isolated bi-directional DC-DC converter with a flyback snubber. In Proceedings of the 2009 International Conference on Power Electronics and Drive Systems (PEDS), Taipei, Taiwan, 2–5 November 2009; pp. 164–169. [[CrossRef](#)]
12. Hu, H.; Harb, S.; Fang, X.; Zhang, D.; Zhang, Q.; Shen, Z.J.; Batarseh, I. A Three-port Flyback for PV Microinverter Applications With Power Pulsation Decoupling Capability. *IEEE Trans. Power Electron.* **2012**, *27*, 3953–3964. [[CrossRef](#)]
13. Wu, H.; Mu, T.; Ge, H.; Xing, Y. Full-Range Soft-Switching-Isolated Buck-Boost Converters with Integrated Interleaved Boost Converter and Phase-Shifted Control. *IEEE Trans. Power Electron.* **2016**, *31*, 987–999. [[CrossRef](#)]
14. Axelrod, B.; Berkovich, Y.; Ioinovici, A. Transformerless DC-DC converters with a very high DC line-to-load voltage ratio. In Proceedings of the 2003 International Symposium on Circuits and Systems, ISCAS'03, Bangkok, Thailand, 25–28 May 2003; Volume 3, p. III.

15. Poorali, B.; Moradmand Jazi, H.; Adib, E. Single-core soft-switching high step-up three-level boost converter with active clamp. *IET Power Electron.* **2016**, *9*, 2692–2699. [[CrossRef](#)]
16. Ye, Y.; Cheng, K.W.E.; Chen, S. A High Step-up PWM DC-DC Converter With Coupled-Inductor and Resonant Switched-Capacitor. *IEEE Trans. Power Electron.* **2017**, *32*, 7739–7749. [[CrossRef](#)]
17. Siwakoti, Y.P.; Blaabjerg, F. Single Switch Nonisolated Ultra-Step-Up DC-DC Converter with an Integrated Coupled Inductor for High Boost Applications. *IEEE Trans. Power Electron.* **2017**, *32*, 8544–8558. [[CrossRef](#)]
18. Vecchia, M.D.; Salvador, M.A.; Lazzarin, T.B. Hybrid Nonisolated DC-DC Converters Derived From a Passive Switched-Capacitor Cell. *IEEE Trans. Power Electron.* **2018**, *33*, 3157–3168. [[CrossRef](#)]
19. Hu, X.; Wang, J.; Li, L.; Li, Y. A Three-Winding Coupled-Inductor DC-DC Converter Topology with High Voltage Gain and Reduced Switch Stress. *IEEE Trans. Power Electron.* **2018**, *33*, 1453–1462. [[CrossRef](#)]
20. Jahangiri, H.; Mohammadpour, S.; Ajami, A. A high step-up DC-DC boost converter with coupled inductor based on quadratic converters. In Proceedings of the 2018 9th Annual Power Electronics, Drives Systems and Technologies Conference (PEDSTC), Tehran, Iran, 13–15 February 2018; pp. 20–25. [[CrossRef](#)]
21. Andrade, A.M.S.S.; Mattos, E.; Schuch, L.; Hey, H.L.; da Silva Martins, M.L. Synthesis and Comparative Analysis of Very High Step-Up DC-DC Converters Adopting Coupled-Inductor and Voltage Multiplier Cells. *IEEE Trans. Power Electron.* **2018**, *33*, 5880–5897. [[CrossRef](#)]
22. Mahmoudi, M.; Ajami, A.; Babaei, E.; Abdolmaleki, N.; Wang, C. A High Gain DC-DC Topology Based on Two-Winding Coupled Inductors Featuring Continuous Input Current. In Proceedings of the 2020 IEEE Energy Conversion Congress and Exposition (ECCE), Detroit, MI, USA, 11–15 October 2020; pp. 4782–4787. [[CrossRef](#)]
23. Prudente, M.; Pfitscher, L.L.; Emmendoerfer, G.; Romaneli, E.F.; Gules, R. Voltage Multiplier Cells Applied to Non-Isolated DC-DC Converters. *IEEE Trans. Power Electron.* **2008**, *23*, 871–887. [[CrossRef](#)]
24. Girish Ganesan, R.; Prabhakar, M. Multi-level dc-dc converter for high gain applications. *Int. J. Power Electron. Drive Syst.* **2013**, *3*, 365–373.
25. Girish Ganesan, R.; Prabhakar, M. Non-isolated high step-up interleaved boost converter. *Int. J. Power Electron.* **2014**, *6*, 288–303. [[CrossRef](#)]
26. An, L.; Lu, D.D.C. Analysis of DC Bus Capacitor Current Ripple Reduction in Basic DC/DC Cascaded Two-Stage Power Converters. *IEEE Trans. Ind. Electron.* **2016**, *63*, 7467–7477. [[CrossRef](#)]
27. Yang, J.; Yu, D.; Cheng, H.; Zan, X.; Wen, H. Dual-coupled inductors-based high step-up DC/DC converter without input electrolytic capacitor for PV application. *IET Power Electron.* **2017**, *10*, 646–656. [[CrossRef](#)]
28. Porselvi, T.; Arounassalame, M. A novel Single Switch High Gain dc-dc Converter. In Proceedings of the 2018 8th IEEE India International Conference on Power Electronics (IICPE), Jaipur, India, 13–15 December 2018; pp. 1–6. [[CrossRef](#)]
29. Liccardo, F.; Marino, P.; Torre, G.; Triggianese, M. Interleaved dc-dc Converters for Photovoltaic Modules. In Proceedings of the 2007 International Conference on Clean Electrical Power, Capri, Italy, 21–23 May 2007; pp. 201–207. [[CrossRef](#)]
30. Ramabadran, R.; Balaji, K.; Raj, S.; Logeshwaran, V. Comparison of Interleaved Boost Converter Configurations for Solar Photovoltaic System Interface. *J. Eng. Res.* **2013**, *10*, 87–98. [[CrossRef](#)]
31. Prasanth, P.; Ramalingam, S. Investigation of Four Phase Interleaved Boost Converter under Open Loop and Closed Loop Control Schemes for Battery Charging Applications. *Int. J. Adv. Mater. Sci. Eng.* **2016**, *5*, 11–20. [[CrossRef](#)]
32. Kumar, C.P.; Mahesh, M. Development of interleaved boost dc-dc converter with closed loop control. In Proceedings of the 2016 IEEE Annual India Conference (INDICON), Bangalore, India, 16–18 December 2016; pp. 1–5. [[CrossRef](#)]
33. Farh, H.M.H.; Othman, M.F.; Eltamaly, A.M.; Al-Saud, M.S. Maximum Power Extraction from a Partially Shaded PV System Using an Interleaved Boost Converter. *Energies* **2018**, *11*, 2543. [[CrossRef](#)]
34. Farh, H.M.; Eltamaly, A.M.; Al-Saud, M.S. Interleaved boost converter for global maximum power extraction from the photovoltaic system under partial shading. *IET Renew. Power Gener.* **2019**, *13*, 1232–1238. [[CrossRef](#)]
35. Lee, P.W.; Lee, Y.S.; Cheng, D.; Liu, X.C. Steady-state analysis of an interleaved boost converter with coupled inductors. *IEEE Trans. Ind. Electron.* **2000**, *47*, 787–795. [[CrossRef](#)]
36. Arango, E.; Ramos-Paja, C.A.; Calvente, J.; Giral, R.; Serna, S. Asymmetrical Interleaved DC/DC Switching Converters for Photovoltaic and Fuel Cell Applications—Part 1: Circuit Generation, Analysis and Design. *Energies* **2012**, *5*, 4590–4623. [[CrossRef](#)]
37. Muhammad, M.; Armstrong, M.; Elgendy, M.A. A Nonisolated Interleaved Boost Converter for High-Voltage Gain Applications. *IEEE J. Emerg. Sel. Top. Power Electron.* **2016**, *4*, 352–362. [[CrossRef](#)]