

# *Article* **Compact Thirteen-Level Inverter for PV Applications**

**Arumbu Venkadasamy Prathaban <sup>1</sup> , Karthikeyan Dhandapani 1,\* and Ahamed Ibrahim Soni Abubakar <sup>2</sup>**

- <sup>1</sup> Department of Electrical and Electronics Engineering, SRM Institute of Science and Technology, Kattankulathur, Chennai 603203, India; friendlyarumbu@gmail.com
- <sup>2</sup> Department of Electrical and Electronics Engineering, P.R. Engineering College, Thanjavur 613403, India; ahamedeee@gmail.com
- **\*** Correspondence: karthikd@srmist.edu.in

**Abstract:** In renewable energy source applications, multilevel inverters with lower power components have become more popular in recent decades. This work exhibits a novel topology for high-quality output in PV applications, along with low-power switches and isolated dc sources. The core module of the suggested design may create a 13-level output waveform with two unequal voltage source values. The cascaded structure is intended to boost the voltage levels, and the related parameters are obtained analytically. The even and odd levels of voltage can be created natively without the usage of an additional H bridge circuit. Furthermore, the switches, gate driver circuits, dc sources, and standing voltage are fewer in number when compared to other recent topologies. Power losses and cost comparisons are calculated and given in monetary terms. This new research supports the idea that nearest level control (NLC) is used as a modulation scheme in the simulation modeling and experimental validation of the proposed topology.

**Keywords:** multilevel inverter; module; standing voltage; cascaded structure; reduced power switches



The power demand is rapidly increasing worldwide; renewable energy sources are inevitable due to their huge availability, environmental sustainability, low greenhouse emissions, and less maintenance expense [\[1–](#page-14-0)[3\]](#page-14-1). Multilevel inverters (MLIs) have become an emerging alternative power conditioning device in photovoltaic (PV) generation, adjustable speed drives, active power filters, uninterruptible power supplies (UPS), electric vehicle, medium-voltage industrial applications, etc. The quality output waveform, fewer harmonic contents, low voltage stress on the switches, better electromagnetic interferences, and high efficiency are some of the elegant features of MLIs compared to the two-level inverters [\[4](#page-14-2)[,5\]](#page-14-3). The famous multilevel inverters, named NPC, FC, and CHB, have been commercially established and extensively used in medium-voltage power conversion applications for the last few decades. These MLIs need many active switches, clamping diodes, flying capacitors, and other devices to synthesize an increased output voltage level, which makes the overall system complex and expensive [\[6](#page-14-4)[,7\]](#page-14-5). Nevertheless, the CHB topology is highly recommended for PV applications due to its modular structure, compact design, and isolated dc source configuration. On the other hand, the cascaded MLIs may be expanded to provide a wider variety of voltage levels while using fewer basic units and can be designed in symmetric or asymmetric architecture depending on the magnitude of dc sources used in each unit. The magnitude of dc sources is the same in symmetric topology and different in asymmetric topology. However, the voltage level not only increases the required number of power devices but also the voltage stress. Therefore, researchers have developed new versions of cascaded MLI for higher voltage levels through the use of reduced power components such as switches, gate drivers, and isolated dc sources. A new MLI topology is proposed with basic units connected in series, in which each unit consists of dc sources and two switches. In order to increase the number of voltage



**Citation:** Prathaban, A.V.; Dhandapani, K.; Soni Abubakar, A.I. Compact Thirteen-Level Inverter for PV Applications. *Energies* **2022**, *15*, 2808. [https://doi.org/10.3390/](https://doi.org/10.3390/en15082808) [en15082808](https://doi.org/10.3390/en15082808)

Academic Editors: Jagabar Sathik Mohammed, Surender Reddy Salkuti and Yam Siwakoti

Received: 12 February 2022 Accepted: 7 April 2022 Published: 12 April 2022

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/)  $4.0/$ ).

levels, a cascaded structure is developed, and the dc source values are determined in the geometric progression method with a power of two or three  $[8,9]$  $[8,9]$ . However, the trinary source configuration creates more voltage levels, and the additional cascaded units increase the power components and installation space. To assess the suitable number of cascaded units, an optimal scheme is introduced in two different approaches such as maximizing the voltage level with constant power components and minimizing the voltage stress for higher voltage levels [\[10\]](#page-14-8). The topologies [\[11](#page-14-9)[–13\]](#page-14-10) have presented a cascaded topology with several sub multilevel inverters. Even though it uses a lower number of switches, gate driver circuits, and dc sources, the sub multilevel inverter can generate a unidirectional multistep output waveform. In order to obtain the polarity change of the sub multilevel inverter output, a back end H-bridge circuit is connected, and its switches are capable of withstanding the sum of dc source value available in each unit [\[14\]](#page-14-11). Another attempt is made with the development of switched-capacitor topology, in which the combination of dc sources and capacitors is used in different voltage ratios to reduce the required dc sources. However, the topology produces a higher voltage level using the lowest number of isolated dc sources, and an additional control circuit is required for balancing the charge of the capacitors, which might complicate the circuit operation with high boost ratio capacitors [\[15\]](#page-14-12). In order to generate a higher voltage level without using the additional capacitor or isolated dc sources, the asymmetric topology is presented in  $[16,17]$  $[16,17]$ . These topologies require bidirectional switches and back-end H-bridge circuits to produce possible voltage levels in the output, which increases the high-voltage rating switches and other power components. Another new MLI is introduced as a modular-based structure to reduce the voltage stress of the switches because the topology generates positive and negative voltage levels without requiring an additional H-bridge circuit. However, it increases the voltage level along with the high-voltage stress on the switches, the component counts, and the bidirectional switches [\[18–](#page-14-15)[21\]](#page-14-16). In [\[22\]](#page-14-17), diode-based MLI is presented with reverse connected basic units in either side of packed H-bridge circuit, in which each basic unit consists of a single voltage source and diode. However, a switched diode topology is introduced with a packed U cell structure, in which each cell uses two dc-link capacitors and a diode that equally divides the isolated dc source voltage [\[23\]](#page-14-18). Although the switched diode topologies produce higher voltage levels, the required number of power diodes, switches, dc-link capacitors, and gate driver circuits is increased. In [\[24\]](#page-14-19), two different structures are presented with ten switches and four asymmetric voltage sources to obtain all possible voltage levels, another topology is presented with ten switches and four symmetric voltage sources for higher voltage-level generation [\[25\]](#page-14-20).

However, the presented cascaded topologies generate a higher number of voltage levels, and the required power components and input dc sources may increase the limitation of multilevel inverters in PV applications. Therefore, this study provides a novel MLI structure with some advantages:

- 1. Eight IGBTs are used for desired voltage-level generation.
- 2. Two input dc sources can produce 13-level voltage.
- 3. The maximum voltage stress of the switches is 6  $V_{DC}$ .
- 4. Inherent polarity changer for ac voltage-level generation.
- 5. Two dc link capacitors are naturally balanced for input PV sources.
- 6. Low-switching-frequency modulation (NLC) is employed.

#### **2. Proposed Module Configuration**

The cascaded topology with an isolated dc source is a suitable design for PV application in the multilevel inverter family. In symmetric topology, some series-connected PV panels are required, but an asymmetric topology can produce a higher number of voltage levels with a fewer number of PV panels. The polarity changer unit is added at the end stage of cascaded inverters, whose switches produce more high-voltage stress than other switches. The proposed module (PM) is presented for PV application with a reduced num-

ber of PV panels; however, the PM can produce a bipolar voltage level without including a polarity changer unit as it reduces the voltage stress of the switches.

#### *2.1. Asymmetric Configuration 2.1. Asymmetric Configuration*

Figure 1 shows the proposed module with a PV-fed configuration. This module consists of two PV sources (*Vp*1, *Vp*2) and eight switches, in which six switches (*S*1, *S*3, *S*4, *S'*1, *S'*3, *S'*4) have single IGBT with freewheeling diode and two switches (*S*2, *S'*2) have  $S'_{1}$ ,  $S'_{3}$ ,  $S'_{4}$ ) have single IGBT with freewheeling diode and two switches  $(S_{2}$ ,  $S'_{2}$ ) have single IGBT but it does not include freewheeling diodes. However, the PM does not require<br>quire any bidirectional system of the two designs is different, and the two designs is different, and the two any bidirectional switches. The magnitude of the two dc sources is different, and the *V*<sub>p2</sub> is four times greater than the  $V_{\text{p1}}$  to operate the proposed topology as an asymmetric multilevel inverter. In other words, the PV sources are chosen as (1:4) ratio, in order to multilevel inverter. In other words, the PV sources are chosen as (1:4) ratio, in order to mannever inverter. In order words, the 1 v sources are enosen as (1.1) ratio, in order to produce the desired output voltage level, and the proposed switching pattern is presented in Table [1.](#page-3-0) It is important to note that the pair switches (*S*2, *S'*2) should not conduct presented in Table 1. It is important to note that the pair switches (*S*2, *S'*2) should not  $\frac{1}{2}$  is the signal of the short circuit of the PV panels; similarly, the pair switches  $(S_1, S_2, S_1)$  $S'_1$ ,  $(S_3, S'_3)$ , and  $(S_4, S'_4)$  conduct in a complementary manner. The conduction state of the switch is represented as '1'; the blocking state is represented as '0'; and the  $V_{o, Max}$  is output voltage, which is obtained at each level. The dc-link capacitors  $(C_1, C'_1)$  are connected in series, and switches  $(S_2, S'_2)$  divide the voltage of PV source  $(V_{p1})$  with an equal magnitude as  $V_{c1}$  and  $V_{c1} = V_{dc}$ . Another terminal of these switches is connected to the positive and negative terminal of the PV source  $(V_{p2})$ . These switches can control the charging and discharging of the capacitor voltage with a proper switching combination, which can be achieved by using the natural balancing method.  $\mathbf{F}_{1}$  shows the proposed module with a PV-fed configuration. This module with a PV-fed configuration. This module with  $\mathbf{F}_{2}$ rigule 1 shows the proposed module with a 1 v-led comiguiation. This module

<span id="page-2-0"></span>

**Figure 1.** Circuit configuration of proposed module. **Figure 1.** Circuit configuration of proposed module.

### 2.2. Mode of Conduction

The magnitude of dc sources is considered as  $V_{p1} = 2$   $V_{dc}$  and  $V_{p2} = 4$   $V_{dc}$ , to generate The magnitude of dc sources is considered as  $V_{p1} = 2$   $V_{dc}$  and  $V_{p2} = 4$   $V_{dc}$ , to generate a 13-level from the proposed topology. These sources can be established from PV sources and dc-link capacitors for possible voltage-level generation with different magnitudes. Figure [2a](#page-3-1)–g shows the various conduction modes of the proposed topology for positive and zero level generation. The conduction path is highlighted with pink color, and the +3 0 1 1 0 0 0 1 0 *Vp*<sup>2</sup> *− (Vc'*1 *+ Vc*1*)* +3 *Vdc S'*1, *S'*2, and *S'*<sup>4</sup> are turned on and other switches are turned off, a single dc source can +4 0 1 0 0 1 0 1 0 *Vp*<sup>2</sup> +4 *Vdc* provide the supply to the load and generate *Vdc* voltage level, and Figure [2a](#page-3-1) shows the corresponding output voltage is mentioned in the load terminal. In mode 1, the switches current path. The second level (2  $V_{dc}$ ) is developed with the conduction of switches  $S_1$ ,  $S_3$ , and *S'*4, with two equal magnitudes of dc sources, as shown in Figure [2b](#page-3-1). At this level, another dc source (4  $V_{dc}$ ) is included and subtracted with a dc-link voltage ( $V_{dc}$ ) to produce the output voltage as 3  $V_{dc}$  with the conduction of switches  $S'_{1}$ ,  $S_{2}$ , and  $S_{4}$ .



<span id="page-3-0"></span>**Table 1.** Switching scheme for 13-level generation.

−1 0 1 0 1 0 1 1 0 *−Vc*<sup>1</sup> −*Vdc*

<span id="page-3-1"></span>

**Figure 2.** Various voltage-level generations of the proposed module. (a)  $V_{dc}$  level (b) 2  $V_{dc}$  level (c) 3 *V*<sub>dc</sub> level (**d**) 4 *V*<sub>dc</sub> level (**e**) 5 *V*<sub>dc</sub> level (**f**) 6 *V*<sub>dc</sub> level (**g**) 0 level.

The fourth voltage level can be generated from a PV source  $(V_{P2})$ , and the switches  $S'_{1}$ , *S'*1, *S*3, and *S*4 can be turned on without adding dc-link capacitors. In Figure 2e, the *S*3, and *S*<sup>4</sup> can be turned on without adding dc-link capacitors. In Figure [2e](#page-3-1), the switches switches *S'*1, *S*2, and *S'*4 are turned on with the addition of two unequal magnitude dc *S'*1, *S*2, and *S'*<sup>4</sup> are turned on with the addition of two unequal magnitude dc sources; as a result, the voltage *5 V*<sub>*dc*</sub> is obtained in the output. All PV panels together can supply the load, and the switches  $S'_{1}$ ,  $S_{3}$ , and  $S'_{4}$  are turned on to achieve the maximum output level of the proposed module. Moreover, zero level is obtained with the conduction of either upper side switches (*S*1, *S*3, and *S*4) or lower side switches (*S'*1, *S'*3, and *S'*4), and no sources are included in this mode. Similarly, the negative voltage level can be generated based on the switching pattern as shown in Table [1.](#page-3-0) However, two or three switches are turned on for each voltage-level generation among eight switches, which is an added advantage of the proposed topology. Thus, each module is capable of fourteen operating modes and the synthesis of thirteen voltage levels: 0,  $\pm 1$   $V_{dc}$ ,  $\pm 2$   $V_{dc}$ ,  $\pm 3$   $V_{dc}$ ,  $\pm 4$   $V_{dc}$ ,  $\pm 5$   $V_{dc}$  and  $\pm 6$   $\check{V}_{dc}$ . In output level generation, the maximum voltage stress of the switches is obtained as 6  $V_{dc}$ . The maximum voltage stress should not be higher than the output voltage for any voltage-level generation.

switches are turned on for each voltage-level generation among eight switches, which is

#### *2.3. Cascaded Structure for Proposed Module 2.3. Cascaded Structure for Proposed Module*

Furthermore, to increase the voltage level, the proposed topology can be extended Furthermore, to increase the voltage level, the proposed topology can be extended with the '*n*' number of cascaded modules, as shown in Fi[gu](#page-4-0)re 3. Each unit can be energized with two PV sources ( $V_{P11}$ ,  $V_{P21}$ ,  $V_{P12}$ ,  $V_{P22}$  ... ,  $V_{P1n}$ , and  $V_{P2n}$ ) and can generate output voltage ( $V_{O1}$ ,  $V_{O2}$  ...  $V_{On}$ ). The maximum voltage ( $V_{O,Max}$ ) of the proposed topology is the addition of individual output voltage of cascaded units, and the voltage level ( $N_{Level}$ ) can be determined in general as '2  $V_{O,Max}$  + 1'. Then, other parameters such as a number of dc sources ( $N_{DC}$ ), switches ( $N_S$ ), and gate driver circuits ( $N_G$ ) can be expressed in terms of a number of the cascaded module as '2*n*' and '8*n'*, respectively. It is obvious that the proposed topology uses an equal number of switches and gate driver circuits and the voltage-level generation is based on the magnitude of dc sources' value. age-level generation is based on the magnitude of dc sources' value.

<span id="page-4-0"></span>

**Figure 3.** Cascaded structure of proposed topology with '*n*' module. **Figure 3.** Cascaded structure of proposed topology with '*n*' module.

2.3.1. Determination of the Magnitude of PV Sources for Maximum Output Voltage Level

The output voltage level is determined based on the magnitude of the PV panel voltage. If the dc sources' value is equal, the output voltage level is obtained as

$$
N_{Level} = 6n + 1 \tag{1}
$$

According to symmetric dc source value, a more number of power components are required for the increased voltage-level generation. To reduce the number of power switches and dc sources, asymmetric dc source value is considered with the ratio of 1:2 as  $V_{P11}= 2V_{dc}$ ,  $V_{P12}=4V_{dc}$ , and the output voltage and voltage level are determined in the first unit as

$$
V_{O1,Max} = V_{P11} + V_{P12} = 6V_{dc} \text{ and } N_{Level,1} = 13
$$
 (2)

In the second unit, asymmetric PV source value is determined from the previous unit output voltage, and the output level can be obtained as  $'N_{Level,2} = 13^{2'}$ . In this way, the maximum output voltage can be generated in '*n*th' cascaded unit with the PV source value of  $V_{Pi} = (2V_{Oi-1, Max} + 1) * V_{dc}$ ,  $V_{Pi2} = 2 * V_{Pi}$ , and the output voltage and level are determined in the '*n*th' cascaded module as

$$
V_{0i,Max} = (V_{0i-1,Max} + V_{Pi1} + V_{Pi2}) * V_{dc}
$$
\n(3)

$$
N_{Level,i} = 13i \text{ where } i = 1, 2, 3...n
$$
 (4)

2.3.2. Calculation of Total Standing Voltage

In cascaded topology, a higher number of voltage levels can be generated with the addition of modules, but it is limited due to the voltage stress on the switches and the cost of the high-voltage semiconductor devices. The voltage stress states that off-state voltage appears on each switch, which can be represented for cascaded '*n*' modules (*VS*1*n*, *VS'*1*n*),  $(V_{S2n}, V_{S2n})$ ,  $(V_{S3n}, V_{S3n})$ , and  $(V_{S4n}, V_{S4n})$ . In addition, the voltage stress is based on the dc sources connected with the switches, and it is equal for each pair of switches. It means that the voltage stress of switch pairs ( $V_{S2n}$ ,  $V_{S2n}$ ) and ( $V_{S4n}$ ,  $V_{S4n}$ ) is equal to its PV source value, and the switches (*VS*1*n*, *VS'*1*n*) withstand the dc-link voltage value. However, the voltage stress of the switches ( $V_{S3n}$ ,  $V_{S3n}$ ) is the sum of the two available PV sources; the maximum voltage stress of the inverter may be equal to the output voltage. According to this, the voltage stress of the switches can be evaluated for '*n*' cascaded units as

$$
V_{S1n} = V_{S1n} = V_{P1n}/2, V_{S2n} = V_{S2n} = V_{P2n}, V_{S3n} = V_{S1n} = (V_{P1n} + V_{P2n}), V_{S4n} = V_{S14n} = V_{P2n}
$$
(5)

The total standing voltage  $(V_T)$  of the inverter can be obtained with the sum of voltage stress on individual switches

$$
V_T = 2\sum_{i=1}^{n} \left( V_{S1n} + V_{S2n} + V_{S3n} + V_{S4n} \right) * V_{dc}
$$
 (6)

$$
V_T = 2\sum_{i=1}^{n} \left( \frac{5V_{P1n}}{2} + 2V_{P2n} \right) * V_{dc}
$$
  
\n
$$
V_T = \left[ \frac{13(N_{Level}-1)}{6} \right] * V_{dc}
$$
\n(7)

#### **3. Comparison of the Proposed Topology with the Existing 13-Level Topologies**

The features of multilevel inverters can be evaluated based on their structure, operation, and application. In this aspect, required number switches, gate drivers, dc sources, and total standing voltage are considered as key parameters for the performance assessment. However, multilevel inverters synthesize different voltage levels in a symmetric and asymmetric configuration; for a reasonable comparison, the 13-level proposed topology is examined with conventional and recent topologies [\[10](#page-14-8)[–24\]](#page-14-19) in a similar output-level operation.

Figure [4a](#page-6-0) shows the graphical representation of switches versus voltage level, and it is observed that the conventional NPC, FC, and CHB MLIs use an equal number of switches for any voltage-level generation, and four switches are required in each unit to increase the voltage level. However, the presented topology [\[22\]](#page-14-17) needs fewer switches than other topologies, and also the proposed topology uses lower number switches than considered topologies for all voltage-level generation. In Figure [4b](#page-6-0), the graph represents the gate driver circuit i[n t](#page-14-12)erms of voltage level. The topologies  $[12,15,24]$  use the same number of switches and gate driver circuits, but the remaining topologies use bidirectional  $\alpha$ switches that reduce the required gate driver circuit and increase the number of switches. Switches that reduce the required gate driver effects and increase the number of switches.<br>On other hand, topologies [\[15](#page-14-12)[,16\]](#page-14-13) utilize diodes for power flow and level generation instead of switches and gate driver circuits. It is shown that the proposed topology does not have any additional diodes and bidirectional switches for all possible voltage-level generation; hence, this reduction of components is a remarkable advantage of the proposed topology, which makes it feasible for medium-voltage application. Another limitation of<br>the assessed at multilary increator in terms of sect and simple have a suited de sources for the the cascaded multilevel inverter in terms of cost and size is the required dc sources for the no discussed indicate a interior in terms of cost and size is the required de sources for the<br>PV application as compared in Figure [4c](#page-6-0). The topologies [\[10,](#page-14-8)[14\]](#page-14-11) have a similar operation of symmetric CHB, which uses an equal number of dc sources for voltage-level generation. The topology [15] requires a lower number of dc sources than other topologies due to its asymmetric configuration, but it requires an additional number of dc-link capacitors is an effective level with reduced dc sources and capacitors is an effective level of the sources and capacitors is an effective leve for voltage sharing and level generation instead of isolated dc sources. A higher voltage for voltage sharing and lever generation instead or isolated de sources. To rightly voltage<br>level with reduced dc sources and capacitors is an effective improvement in the proposed topology, compared to conventional and other presented topologies. topologies.

tional switches that reduce the required gate driver circuit and increase the number of

<span id="page-6-0"></span>

Figure 4. Comparison of performance parameters: (a) switch vs. output level, (b) gate driver vs. output level, (**c**) Dc sources vs. output level and (**d**) total standing voltage vs. output level. output level, (**c**) Dc sources vs. output level and (**d**) total standing voltage vs. output level.

Furthermore, as illustrated in Figure [4d](#page-6-0), the total standing voltage of proposed and existing topologies is investigated for various voltage levels. The topologies [\[18](#page-14-15)[,19\]](#page-14-22) have lower standing voltage than other topologies that do not use H-bridge circuits such as [\[11](#page-14-9)[–14](#page-14-11)[,16](#page-14-13)[,17\]](#page-14-14) and packed H-bridge circuits in [\[15,](#page-14-12)[22\]](#page-14-17) for negative voltage-level generation. The presented topologies in [\[18](#page-14-15)[,19\]](#page-14-22) have a closed slope, with the proposed topology at the initial stage when it generates a higher voltage level; the proposed topology needs lower standing voltage than the remaining topologies. However, the proposed topology produces a higher number of voltage levels with reduced components than other topologies in the comparison, but the asymmetric source configuration requires the switches and heat sinks in different voltage ratings, which may increase the cost of the inverter. The cost of the switch rises as the number of high-voltage switches grows, but the suggested design includes two high-voltage switches in each unit. As a result, a cost comparison is presented for 13-level inverters with switches (*NS*), gate drivers (*NG*), dc sources (*NDC*), dc-link capacitors  $(N_C)$ , diodes  $(N_D)$ , and per unit values of total standing voltage  $(V_{TP} \cdot U)$ .

In order to consider the lower and higher current rating of the switches, the current coefficient ( $\alpha$ ) is (0.5 or 1.5) multiplied with the total standing voltage of the inverter, respectively, as given in (8). From the comparison, the proposed topology has a lower value of cost function (*C.F*) than the conventional and existing topologies, which is a remarkable advantage of the proposed topology. In Table [2,](#page-7-0) the parameters such as the number of switches, total utilization factor (*TUF*), switch utilization factor (*SUF*), and standing voltage are obtained with the ratio of the number of levels, which is also a lower value than other topologies. These features indicate the feasibility of the proposed topology for various medium-voltage operations such as PV application instead of the existing topologies.

$$
CF = (N_S + N_C + N_G + \alpha.V_T p.u) \times N_{DC}
$$
\n(8)

Ref	$\mathcal{N}_L$	$N_S$	$N_G$	$N_{DC}$	$N_D$	$N_C$	<b>MSV</b>	$V_T$	$V_{TP}$ . $U$	<b>TUF</b>	<b>SUF</b>	CF		Polarity Changer
<b>CHB</b>	13	16	16	6	0	$\theta$	$V_{dc}$	16	2.7	1.2	1.2	15.4	16	Inherent
$[10]$	13	14	14	3	$\boldsymbol{0}$	6	$3 \tilde{V}_{dc}$	26	4.3	2	1.1	8.3	8.8	Inherent
$[11]$	13	16	13	3	$\boldsymbol{0}$	$\mathbf{0}$	$6V_{dc}$	45	7.5	3.5	1.2	7.6	8.4	H bridge
$\left[12\right]$	13	16	16	6	0	0	$6\,V_{dc}$	36	6	2.8	1.2	16.2	17.5	H bridge
$[13]$	13	16	10	6	$\boldsymbol{0}$	$\mathbf{0}$	$6V_{dc}$	39	6.5	3	1.2	13.5	15	H bridge
$\left[14\right]$	13	16	10	3	$\boldsymbol{0}$	$\overline{0}$	$6V_{dc}$	36	6	2.8	1.2	6.7	7.4	H bridge
$[15]$	13	14	14	$\overline{2}$	4	$\overline{4}$	$6 V_{dc}$	30	5	2.3	1.1	5.9	6.3	Packed H bridge
$[16]$	13	18	16	3	2	$\overline{4}$	$6 V_{dc}$	32	5.3	2.5	1.4	9.8	10.5	H bridge
$[17]$	13	12	10	3	$\boldsymbol{0}$	$\mathbf{0}$	$6\,V_{dc}$	37	6.2	2.8	0.9	5.8	6.5	H bridge
[18]	13	10	8	4	$\boldsymbol{0}$	$\theta$	$6\,V_{dc}$	27	4.5	2.1	0.8	6.2	6.9	Inherent
$[19]$	13	10	8	4	$\boldsymbol{0}$	$\theta$	$5V_{dc}$	20	3.3	$1.5\,$	0.8	6.1	6.6	Inherent
[20]	13	14	9	$\overline{2}$	$\boldsymbol{0}$	2	$6\,V_{dc}$	32	5.3	2.5	1.1	4.3	4.7	Inherent
[21]	13	16	16	6	$\boldsymbol{0}$	$\mathbf{0}$	$6V_{dc}$	30	5	2.3	1.2	15.9	17.1	Inherent
$[22]$	13	9	9	3	3	$\mathbf{0}$	$6 V_{dc}$	30	5	2.3	0.7	5.4	6	Packed H bridge
$[23]$	13	11	$11\,$	3	3	6	$3 V_{dc}$	26	4.3	2	0.8	7.7	8.2	Inherent
$[24]$	13	18	15	3	$\boldsymbol{0}$	6	$3V_{dc}$	27	4.5	2.1	1.4	9.5	10	Inherent
Proposed	13	8	8	$\overline{2}$	$\overline{0}$	$\overline{2}$	$4V_{dc}$	26	4.3	$\overline{2}$	0.6	3.1	3.4	Inherent

<span id="page-7-0"></span>**Table 2.** Comparison of various parameters, which includes cost function for 13-level inverter topologies.

#### **4. Proposed Module with PV Configuration**

A solar panel is a combination of PN junction diodes with a light-illuminating effect. When there is a solar light incident on the panel, the absorbed photon energy is converted into electrical energy. The magnitude of generated voltage (*Vpv*) is based on the irradiance level of sunlight (*λ*), atmospheric temperature (*T*), and potential energy of carriers (*q*). The schematic arrangement of the solar-fed proposed topology is shown in Figure [5.](#page-8-0) In Figure [6,](#page-8-1) the PV panel is presented with solar irradiation and equivalent circuit. The panels can be connected in series (*NS*) and parallel (*NP*), in order to increase the output voltage and current; Figure [6a](#page-8-1) shows the series-connected panels. A simple model of the PV panel is represented in Figure [6b](#page-8-1), and a current source is connected with an antiparallel diode where the series (*Rs*) and parallel (*Rp*) resistance are included for practical consideration. In (9)–(11), *IPh* is a photon current as generated from solar energy, *I<sup>D</sup>* is a diode current, *I<sup>P</sup>*

is current flow through the shunt resistance, and  $I_{O}$  is the diode reverse saturation current. When the generated voltage is supplied to a load, the output current  $\left(I_{pv}\right)$  is drawn from the PV cell as deduced as

*ID* is a diode current, *IP* is current flow through the shunt resistance, and IO is the diode

$$
I_{Pv} = I_{ph} - I_D - I_P
$$
\n
$$
(9)
$$

$$
I_D = I_o \left( \exp \left( \frac{qV_d}{aBT_C} \right) - 1 \right) \tag{10}
$$

where  $V_d$ —diode voltage,  $q$ —the electron charge in Columb,  $a$ —the ideality factor, *B*—the Boltzmann's constant, and  $T_C$ —the cell absolute temperature in Kelvin. <sup>+</sup> = − −−

<span id="page-8-0"></span>
$$
I_{Pv} = N_P \left[ I_{Ph} - I_o \left( \exp^{q[ (\frac{V_{Pv}}{N_S}) + (\frac{I_{Pv}}{N_P}) R_S]} - 1 \right) - \frac{\left( \frac{V_{Pv}}{N_S} \right) + \left( \frac{I_{Pv}}{N_P} \right) R_S}{R_P} \right]
$$
(11)



Figure 5. Schematic arrangement of PV sourced proposed module.

<span id="page-8-1"></span>

**Figure 6.** (**a**) Connection of solar panel and (**b**) equivalent circuit of solar panel. **Figure 6.** (**a**) Connection of solar panel and (**b**) equivalent circuit of solar panel.

#### **5. Results and Discussion 5. Results and Discussion**

#### *5.1. Simulation Validation 5.1. Simulation Validation*

The switching schemes, output waveform, and power loss analysis of the proposed The switching schemes, output waveform, and power loss analysis of the proposed 13-level inverter are obtained with MATLAB/Simulink software. In MLI operation, the 13-level inverter are obtained with MATLAB/Simulink software. In MLI operation, the staircase output waveform is generated with proper commutation of switches, which is staircase output waveform is generated with proper commutation of switches, which is promising for different modulation techniques such as Pulse Width Modulation (PWM) promising for different modulation techniques such as Pulse Width Modulation (PWM) or low-switching-frequency method. For higher voltage-level generation, fundamental or low-switching-frequency method. For higher voltage-level generation, fundamental frequency modulation is preferred; therefore, the proposed topology can implement the frequency modulation is preferred; therefore, the proposed topology can implement the NLC method. The sinusoidal signal (50 Hz) is compared to the stepped waveform in NLC method. The sinusoidal signal (50 Hz) is compared to the stepped waveform in order to create the gate pulse for appropriate level creation, according to Table [1.](#page-3-0) The magnitude of switching angle (θ<sub>*j*</sub>) is determined for each cycle and given as follows:

$$
\theta_j = \sin^{-1}\left(\frac{j - 0.5}{13}\right) \text{ for } j = 1, 2, \dots 13
$$
 (12)

Two PV sources are considered as  $V_{p1}$  = 60 V and  $V_{p2}$  = 120 V, and the peak value of the output voltage reaches 180 V for RL load value of 50  $\Omega$  and 100 m[H,](#page-9-0) respectively. Figure 7a depicts the voltage waveform with its harmonic s[pec](#page-9-0)trum, whereas Figure 7b depicts the current waveform with its harmonic spectrum. The corresponding THD value of voltage and current waveforms is calculated from the Fast Fourier transform (FFT) analysis as 6.38% and 0.81%. The suggested topology's input and output parameters are then reported in Table [3.](#page-9-1) According to the recommended circuit diagram, the levels are generated as 0 V, 30 V, 60 V  $...$  120 V, 150 V, and 180 V. Then, the output current is drawn as 3.04 A for the given load values.  $2S$ .

<sup>1</sup> 0 5 1 2 13

*j . =sin for j , ,...* <sup>−</sup> <sup>−</sup> θ = (12)

<span id="page-9-0"></span>

**Figure 7.** Simulation output waveform with FFT analysis: (**a**) voltage and (**b**) current. **Figure 7.** Simulation output waveform with FFT analysis: (**a**) voltage and (**b**) current.

<span id="page-9-1"></span>**Table 3.** Important parameters with simulation results. **Table 3.** Important parameters with simulation results.

<b>Output Parameters</b>	<b>Simulation Results</b>					
Input voltage	$V_{p1}$ = 60 V and $V_{p2}$ = 120 V					
Load value	$R = 50 \Omega$ , $L = 100 \text{ mH}$					
Maximum output voltage	180 V					
Output current	$3.04\,\mathrm{A}$					
Voltage THD	$6.38\%$					
Current THD	0.81%					
Input power	548.762					
Output power	534.5 W					
Efficiency	97.4%					

In order to verify the dynamic performance of the 13-level inverter, different modulation indexes and loading scenarios are considered, and the observed waveforms are presented in Figures [8](#page-10-0) and [9,](#page-10-1) respectively. Figure [8](#page-10-0) shows the output voltage and current waveform for the modulation indexes of 0.2 to 0.8 with an RL load for  $t = (0-2)$  s. It is observed from the figure that the output voltage levels are increased from level three to level 13. Then, the modulation index is varied from 0.2 to 0.4 at  $t = 0.3$  s, where the voltage levels are increased from level three to level seven. At  $t = 0.6$  s, the modulation index is adjusted as 0.6 and the output level is increased to level 11, and the output continuously reaches level 13 when the modulation index is 0.8. However, the modulation index value varies from 0.8 to 0.2, the symmetrical current and voltage waveform can be decreased from level 13 to level three. The simulation results of step load changes are presented in Figure [9.](#page-10-1) It indicates that the load value is considered as R = 50  $\Omega$ , L = 100 mH and R = 100  $\Omega$ ,  $L = 200$  mH, where the voltage waveform is uniform and produces level 13, but the current waveform is obtained with step variation at  $t = (0.1 - 0.2)$  s.

<span id="page-10-0"></span>

<span id="page-10-1"></span>Figure 8. Simulation voltage and current waveform for different modulation indices.



Figure 9. Simulation response of voltage and current waveform with step load change.

Moreover, the power loss of switches is determined for the given load value in the simulation study, and the results are plotted in Figure [10.](#page-10-2) The power loss is associated with the switching loss and conduction loss of the IGBT and diode present in the switches (*S'*1,  $S_1 S'_3$ ,  $S_3$ ,  $S'_4$ ,  $S_4$ ), but the loss is calculated for IGBT alone for switches  $S_2$  and  $S'_2$  because they do not include the freewheeling diode. Accordingly, the efficiency is obtained as 97.5% for the output power of 0.5 kW with RL load.

<span id="page-10-2"></span>

**Figure 10.** Simulation value of power loss calculation of switches. **Figure 10.** Simulation value of power loss calculation of switches.

### *5.2. Experimental Validation 5.2. Experimental Validation*

To confirm the simulation result of the proposed topology, an experimental setup is To confirm the simulation result of the proposed topology, an experimental setup is developed in a laboratory environment, as shown in Figure 11. For the experimental developed in a laboratory environment, as shown in Figure [11.](#page-11-0) For the experimental valida-tion, the operating parameters are considered and depicted in Table [4.](#page-11-1) The circuit module consists of eight low-voltage IGBTs and gate driver circuits, which are implemented with

the proto type model of BUP400D and HCPL316J, respectively. The suitable gating pulses are generated with the FPGA Spartan XE3S250E controller for output level generation according to Table 1. The input voltage is given from [th](#page-3-0)e regulated power supplies (RPS) with the values of  $V_{p1}$  = 60 V and  $V_{p2}$  = 120 V. The maximum peak voltage is obtained for the load value of  $R = 50 \Omega$  and  $L = 100 \text{ mH}$ . The required output waveforms are captured using the DSOX3034T Oscilloscope with different loading conditions such as resistive, highly inductive, and balancing loads. For the configurations, the voltage and current waveforms are obtained from the experimental setup as given in Figures [12–](#page-11-2)[15.](#page-13-0) 12–15.

<span id="page-11-0"></span>

**Figure 11.** Photograph of laboratory experimental setup for proposed MLI. **Figure 11.** Photograph of laboratory experimental setup for proposed MLI.

*Energies* **2022**, *15*, x FOR PEER REVIEW 13 of 16

<span id="page-11-2"></span><span id="page-11-1"></span>**Table 4.** Important parameters with experimental results. **Table 4.** Important parameters with experimental results.



**Figure 12.** The experimental value of output voltage and current waveform in the 13-level inverter **Figure 12.** The experimental value of output voltage and current waveform in the 13-level inverter (**a**) with balancing load and (**b**) with load changes. (**a**) with balancing load and (**b**) with load changes.

<span id="page-12-0"></span>



<span id="page-12-1"></span>

**Figure 14.** Experimental results of 13-level inverter voltage and current for continuous load **Figure 14.** Experimental results of 13-level inverter voltage and current for continuous load changes.



**Figure 15.** *Cont.*

<span id="page-13-0"></span>

Figure 15. Experimental blocking voltage across various switches (S) in 13-level inverter (a)  $S'_{1}$ ,  $S_{3}$ , and  $S_4$ ; (b)  $S_1$ ,  $S'_4$ ; (c)  $S_1$ ,  $S_3$ , and  $S_4$ ; (d)  $S'_1$ ; (e)  $S_2$ ; and (f)  $S'_2$ .

In Figure [12a](#page-11-2), the output voltage and current waveform of the proposed topology are observed with the balancing load circuit. The effect of the load change on load volt-age and current are indicated in Figure [12b](#page-11-2). When the load value is changing from the  $R = 50 \Omega$ , L = 100 mH to R = 100  $\Omega$ , and L = 200 mH, the output voltage waveform remains the same, and the load current is instantaneously changed at the initial time of load transition. However, the output current waveform is near the sinusoidal waveform, as shown in Figure 13a, and its zoomed view is depicted in Figure 13b.

Figure [14](#page-12-1) shows that the output voltage levels have increased from three to thirteen. The modulation index is then increased from 0.2 to 0.4 at t = 0.3 s, by raising the voltage levels from three to seven. At  $t = 0.6$  s, the modulation index is set to 0.6 and the output level is increased to level 11, and eventually the output level reaches level 13, when the and the symmetrical current and voltage waveform decrease from level 13 to level three. As illustrated in Figure [15a](#page-13-0)–f, the magnitude of the blocking voltage of the switches does not exceed the peak magnitude of 6 V<sub>DC,</sub> which shows that the low voltage switches can be used in the proposed topology for 13-level output generation. modulation index is set to 0.8. However, the modulation index values vary from 0.8 to 0.2,

## **Funding:** This research has received no external funding. **6. Conclusions**

In this paper, a novel cascaded MLI is proposed to produce a higher number of voltage are used with the voltage ratio of 1:2 to produce the 13-level output. Then, the required circuit parameters of the developed cascaded structure are evaluated, and their values are much lower than the recent topologies in the comparison study. Moreover, the simulation study is explored using MATLAB/Simulink software with FFT analysis and loss calculation experimental model is developed, and this research demonstrates that the feasibility of the proposed topology is suitable for PV application.  $\mathbf{F} \cdot \mathbf{F} \cdot \mathbf{D} \cdot \mathbf{F} \cdot \mathbf{S}$  connected Compact Switched-Capacitor Multiped-Capacitor Multiped-Capacitor Multiped-Capacitor Multiped-Capacitor Multiped-Capacitor Multiped-Capacitor Multiped-Capacitor Multiped-C levels with a reduced number of power components. This proposed module is designed with eight IGBTs, eight gate driver circuits, and two dc sources. The input PV sources under different loading scenarios. In order to verify the obtained simulation results, an

Author Contributions: A.V.P.: analysis, design, simulation, and hardware implementation of the proposed system; K.D.: comparison and validation of results; A.I.S.A.: formatting and English editing with grammar check. All authors have read and agreed to the published version of the manuscript.

 $\mathcal{O}$ , Ali, S.M.; Padmanaban, S.; Bhaskar, M.S.; Sakthivel, R. An original hybrid multiplevel mult **Funding:** This research has received no external funding.

**Conflicts of Interest:** The authors declare no conflict of interest.

#### **References**

- <span id="page-14-0"></span>1. Ali, J.S.M.; Krishnaswamy, V. An assessment of recent multilevel inverter topologies with reduced power electronics components for renewable applications. *Renew. Sustain. Energy Rev.* **2018**, *82*, 3379–3399.
- 2. Sathik, M.J.; Bhatnagar, K.; Siwakoti, Y.P.; Bassi, H.M.; Rawa, M.; Sandeep, N.; Yang, Y.; Blaabjerg, F. Switched-capacitor multilevel inverter with self-voltage-balancing for high-frequency power distribution system. *IET Power Electron.* **2020**, *13*, 1807–1818. [\[CrossRef\]](http://doi.org/10.1049/iet-pel.2019.1249)
- <span id="page-14-1"></span>3. Ali, J.S.M.; Krishnasamy, V. Compact switched capacitor multilevel inverter (CSCMLI) with self-voltage balancing and boosting ability. *IEEE Trans. Power Electron.* **2018**, *34*, 4009–4013.
- <span id="page-14-2"></span>4. Sathik, M.J.; Sandeep, N.; Almakhles, D.; Blaabjerg, F. Cross Connected Compact Switched-Capacitor Multilevel Inverter (C 3-SCMLI) Topology with Reduced Switch Count. *IEEE Trans. Circuits Syst. II Express Briefs* **2020**, *67*, 3287–3291. [\[CrossRef\]](http://doi.org/10.1109/TCSII.2020.2988155)
- <span id="page-14-3"></span>5. Sathik, M.J.; Sandeep, N.; Blaabjerg, F. High gain active neutral point clamped seven-level self-voltage balancing inverter. *IEEE Trans. Circuits Syst. II Express Briefs* **2019**, *67*, 2567–2571. [\[CrossRef\]](http://doi.org/10.1109/TCSII.2019.2955318)
- <span id="page-14-4"></span>6. Almakhles, D.J.; Ali, J.S.M.; Padmanaban, S.; Bhaskar, M.S.; Subramaniam, U.; Sakthivel, R. An original hybrid multilevel DC-AC converter using single-double source unit for medium voltage applications: Hardware implementation and investigation. *IEEE Access* **2020**, *8*, 71291–71301. [\[CrossRef\]](http://doi.org/10.1109/ACCESS.2020.2986932)
- <span id="page-14-5"></span>7. Meraj, S.T.; Hasan, K.; Masaoud, A. A novel configuration of cross-switched T-type (CT-type) multilevel inverter. *IEEE Trans. Power Electron.* **2019**, *35*, 3688–3696. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2019.2935612)
- <span id="page-14-6"></span>8. Ali, J.S.M.; Alishah, R.S.; Sandeep, N.; Hosseini, S.H.; Babaei, E.; Vijayakumar, K.; Yaragatti, U.R. A new generalized multilevel converter topology based on cascaded connection of basic units. *IEEE J. Emerg. Sel. Top. Power Electron.* **2019**, *7*, 2498–2512.
- <span id="page-14-7"></span>9. Majumdar, S.; Mahato, B.; Jana, K.C. Implementation of an optimum reduced components multicell multilevel inverter (MC-MLI) for lower standing voltage. *IEEE Trans. Ind. Electron.* **2019**, *67*, 2765–2775. [\[CrossRef\]](http://doi.org/10.1109/TIE.2019.2913812)
- <span id="page-14-8"></span>10. Ali, J.S.M.; Alishah, R.S.; Krishnasamy, V. A New Generalized Multilevel Converter Topology with Reduced Voltage on Switches, Power losses, and Components. *IEEE J. Emerg. Sel. Top. Power Electron.* **2018**, *7*, 1094–1106.
- <span id="page-14-9"></span>11. Prabaharan, N.; Salam, Z.; Cecati, C.; Palanisamy, K. Design and implementation of new multilevel inverter topology for trinary sequence using unipolar pulsewidth modulation. *IEEE Trans. Ind. Electron.* **2019**, *67*, 3573–3582. [\[CrossRef\]](http://doi.org/10.1109/TIE.2019.2914636)
- <span id="page-14-21"></span>12. Ebrahimi, J.; Babaei, E.; Gharehpetian, G.B. A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications. *IEEE Trans. Power Electron.* **2011**, *26*, 3109–3118. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2011.2148177)
- <span id="page-14-10"></span>13. Ebrahimi, J.; Babaei, E.; Gharehpetian, G.B. A new multilevel converter topology with reduced number of power electronic components. *IEEE Trans. Ind. Electron.* **2011**, *59*, 655–667. [\[CrossRef\]](http://doi.org/10.1109/TIE.2011.2151813)
- <span id="page-14-11"></span>14. Ali, J.S.M.; Kannan, R. A new symmetric cascaded multilevel inverter topology using single and double source unit. *J. Power Electron.* **2015**, *15*, 951–963.
- <span id="page-14-12"></span>15. Alishah, R.S.; Hosseini, S.H.; Babaei, E.; Sabahi, M.; Gharehpetian, G.B. New high step-up multilevel converter topology with self-voltage balancing ability and its optimization analysis. *IEEE Trans. Ind. Electron.* **2017**, *64*, 7060–7070. [\[CrossRef\]](http://doi.org/10.1109/TIE.2017.2688968)
- <span id="page-14-13"></span>16. Ahamed Ibrahim, S.A.; Anbalagan, P.; Jagabar Sathik, M.A. A New Asymmetric and Cascaded Switched Diode Multilevel Inverter Topology for Reduced Switches, DC Source and Blocked Voltage on Switches. *J. Circuits Syst. Comput.* **2019**, *28*, 1950064. [\[CrossRef\]](http://doi.org/10.1142/S0218126619500646)
- <span id="page-14-14"></span>17. Yousofi-Darmian, S.; Barakati, S.M. A new asymmetric multilevel inverter with reduced number of components. *IEEE J. Emerg. Sel. Top. Power Electron.* **2019**, *8*, 4333–4342. [\[CrossRef\]](http://doi.org/10.1109/JESTPE.2019.2945757)
- <span id="page-14-15"></span>18. Thakre, K.; Mohanty, K.B.; Kommukuri, V.S.; Chatterjee, A. New topology for asymmetrical multilevel inverter: An effort to reduced device count. *J. Circuits Syst. Comput.* **2018**, *27*, 1850055. [\[CrossRef\]](http://doi.org/10.1142/S021812661850055X)
- <span id="page-14-22"></span>19. Samadaei, E.; Gholamian, S.; Sheikholeslami, A.; Adabi, J. An Envelope Type (E-Type) Module: Asymmetric Multilevel Inverters with Reduced Components. *IEEE Trans. Ind. Electron.* **2016**, *63*, 7148–7156. [\[CrossRef\]](http://doi.org/10.1109/TIE.2016.2520913)
- <span id="page-14-23"></span>20. Samadaei, E.; Kaviani, M.; Bertilsson, K. A 13-Levels Module (K-Type) With Two DC Sources for Multilevel Inverters. *IEEE Trans. Ind. Electron. 2019 66*, 5186–5196. [\[CrossRef\]](http://doi.org/10.1109/TIE.2018.2868325)
- <span id="page-14-16"></span>21. Boora, K.; Kumar, J. A Novel Cascaded Asymmetrical Multilevel Inverter with Reduced Number of Switches. *IEEE Trans. Ind. Appl.* **2019**, *55*, 7389–7399. [\[CrossRef\]](http://doi.org/10.1109/TIA.2019.2933789)
- <span id="page-14-17"></span>22. Majareh, S.H.; Sedaghati, F.; Hosseinpour, M.; Mousavi-Aghdam, S.R. Design, analysis and implementation of a generalised topology for multilevel inverters with reduced circuit devices. *IET Power Electron.* **2019**, *12*, 3724–3731. [\[CrossRef\]](http://doi.org/10.1049/iet-pel.2019.0405)
- <span id="page-14-18"></span>23. Jagabar Sathik, M.; Prabaharan, N.; Ibrahim, S.A.; Vijaykumar, K.; Blaabjerg, F. A new generalized switched diode multilevel inverter topology with reduced switch count and voltage on switches. *Int. J. Circuit Theory Appl.* **2020**, *48*, 619–637. [\[CrossRef\]](http://doi.org/10.1002/cta.2732)
- <span id="page-14-19"></span>24. Prem, P.; Sugavanam, V.; Abubakar, A.I.; Ali, J.S.M.; Sengodan, B.C.; Krishnasamy, V.; Padmanaban, S. A novel cross-connected multilevel inverter topology for higher number of voltage levels with reduced switch count. *Int. Trans. Electr. Energy Syst.* **2020**, *30*, e12381. [\[CrossRef\]](http://doi.org/10.1002/2050-7038.12381)
- <span id="page-14-20"></span>25. Ali, J.S.M.; Almakhles, D.J.; Ibrahim, S.A.; Alyami, S.; Selvam, S.; Bhaskar, M.S. A generalized multilevel inverter topology with reduction of total standing voltage. *IEEE Access* **2020**, *8*, 168941–168950. [\[CrossRef\]](http://doi.org/10.1109/ACCESS.2020.3022040)