

Article **High Efficiency Transformerless Photovoltaic DC/AC Converter with Common Mode Leakage Current Elimination: Analysis and Implementation**

Jorge Cardoso ¹ , Rodolfo Orosco ¹ , Nimrod Vazquez 1,* [,](https://orcid.org/0000-0002-6363-513X) Héctor López ¹ , Claudia Hernandez ¹ and Joaquin Vaquero [2](https://orcid.org/0000-0002-6976-0564)

- ¹ Tecnológico Nacional de México/Instituto Tecnológico de Celaya, Celaya 38010, Mexico; d1803028@itcelaya.edu.mx (J.C.); rodolfo.orosco@itcelaya.edu.mx (R.O.); hector.lopez@itcelaya.edu.mx (H.L.); cvhg@ieee.org (C.H.)
- ² Área de Tecnología Electrónica, Universidad Rey Juan Carlos, 28933 Madrid, Spain; joaquin.vaquero@urjc.es
- ***** Correspondence: n.vazquez@ieee.org; Tel.: +52-461-611-7575

Abstract: Photovoltaic (PV) electricity is widely used because of its positive environmental impact. To properly feed this energy into the grid, an electronic power converter, known as a PV inverter, is needed, which may or may not use a transformer. This article details the analysis and design of a transformerless photovoltaic inverter topology for grid-connected applications. This converter offers high efficiency, a low number of elements, and negligible leakage current, which makes it a good alternative for this application. The converter has been validated through an experimental prototype and compared with other topologies with similar characteristics.

Keywords: common-mode (CM); leakage current; photovoltaic systems; transformerless inverter

1. Introduction

Currently, the use of renewable energy has gradually increased due to the environmental problems present nowadays [\[1\]](#page-18-0). One of the solutions to help care for the environment is the use of renewable energy, being photovoltaic (PV) energy one of the most used [\[2\]](#page-18-1), which requires the use of power converters to use the energy produced by photovoltaic panels. These systems may or may not be connected to the AC grid [\[3\]](#page-18-2).

For the use of PV modules as electrical power generation systems, a power converter is needed, known as a PV inverter, that has the function to produce an AC output voltage of controlled magnitude and frequency from a fixed or variable DC power source [\[4\]](#page-18-3).

Galvanic isolation is a method of protection required in PV systems for both functional and safety purposes. It can be found on the DC side in the form of a high-frequency transformer, or on the AC grid side in the form of a large heavy AC transformer [\[5\]](#page-18-4). Both solutions offer personal safety and functional advantages for the PV inverter and the grid, but the efficiency of the entire system is diminished due to its losses. If the transformer is omitted, the efficiency of the entire PV system can be increased by an extra 1% to 2% [\[6\]](#page-18-5). However, when a transformer is not employed, there is no galvanic isolation between the grid and the PV modules, which may produce a leakage current that flows through the parasitic capacitors, which is illustrated in Figure [1](#page-1-0) [\[7–](#page-18-6)[9\]](#page-18-7).

Leakage current results in problems including low system efficiency, output current distortion, electromagnetic interference (EMI), safety issues, and eventually shortens the life of the PV module [\[10\]](#page-18-8). This current can be avoided, or at least limited, by considering techniques to keep the total common-mode voltage (*VCM*) unchanged. These techniques can be used individually or in combination with others [\[11](#page-18-9)[,12\]](#page-18-10).

Citation: Cardoso, J.; Orosco, R.; Vazquez, N.; López, H.; Hernandez, C.; Vaquero, J. High Efficiency Transformerless Photovoltaic DC/AC Converter with Common Mode Leakage Current Elimination: Analysis and Implementation. *Energies* **2022**, *15*, 3177. [https://](https://doi.org/10.3390/en15093177) doi.org/10.3390/en15093177

Academic Editors: Cecilia Boström, Riccardo Mandrioli and Jelena Loncarski

Received: 26 March 2022 Accepted: 21 April 2022 Published: 27 April 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/) $4.0/$).

Figure 1. Leakage current in a photovoltaic system. **Figure 1.** Leakage current in a photovoltaic system.

behavior of the parasitic capacitance depen[din](#page-18-11)g on the atmospheric conditions [13].
Many selections have been guarageed to getter the looking wount. They see he Sometimes the magnitude of the leakage current can exceed the permissible values, such as 300 mA stated in the German VDE 0126-1-1 grid standard, due to the variable

classified int[o](#page-18-6) four types $[7,14-22]$. The first one is using bipolar SPWM [m](#page-19-0)odulation, which reduces the reakage current by not generating variations in v_{CM} [1], the second technique is based on the disconnection of the PV modules from the grid when V_{CM} varies [\[14](#page-19-0)[–18\]](#page-19-2); the third technique, instead of disconnecting the PV modules upon varia-
tions of *V_{CM}*, connect them to the mean voltage of the input voltage through a capacitive divider [7,19,20]. Th[e](#page-18-6) last techniq[u](#page-19-3)e clamps the PV module negative terminal to the neutral Many solutions have been proposed to reduce the leakage current. They can be which reduces the leakage current by not generating variations in V_{CM} [\[7\]](#page-18-6); the second tions of *VCM*, connect them to the mean voltage of the input voltage through a capacitive point of the grid [\[16,](#page-19-5)[21,](#page-19-6)[22\]](#page-19-1).

The latter technique results in the so-called common-mode topologies, offering good characteristics since the leakage current is theoretically eliminated. Different topologies
have been proposed. In [21], the charge pump concept is employed, resulting in a topology with four active elements, two diodes, and two additional capacitors, in which always
two or more devices are conducting at the same time, penalizing the efficiency. On the other hand, [15] proposes a variation of the flying inductor topology, which has a low the same time. In [22], they propose a common-mode [to](#page-19-1)pology to eliminate the leakage current problem in addition to having high efficiency, however, no experimental results
were provided. characteristics since the leakage current is theoretically eliminated. Different topologies two or more devices are conducting at the same time, penalizing the efficiency. On the semiconductor count; however, it also includes two devices that are always conducting at were provided.

In this paper, a variation of the topology seen in [\[22\]](#page-19-1) is presented, which offers a low
number of active elements in each mode of operation, resulting in improved efficiency but keeping the common-mode connection and then theoretically eliminating the leakage LCL output filter. High efficiency is achieved due to low conduction losses, while no leakage current is obtained through the common-mode strategy, and low current harmonic
distortion is achieved (% THD). number of active elements in each mode of operation, resulting in improved efficiency, current. The converter is composed of five switches and a capacitor additional to an distortion is achieved (% THD).

The paper is organized as follows: in Section [2,](#page-2-0) the operation principle of the topology
is presented as yiell as its dynamic equations: in Section 2, the design methodology is presented, b[o](#page-9-0)th for the topology and the filter used; in Section 4, the control strategy is presented, as well as its dynamic equations; in Section [3,](#page-7-0) the design methodology is

is discussed; in Section 5 , the experimental results obtained are illustrated; in Section 6 , the topology is compared against other existing topologies; and finally, in Section [7,](#page-17-0) a conclusion of the work is given.

2. Studied Inverter

To reduce the leakage current in grid-connected PV systems and improve efficiency, a transformerless PV [in](#page-2-1)verter is analyzed and designed. The topology is shown in Figure 2. The scheme considers a direct connection between the negative terminal of the PV module and the neutral of the AC grid, this is keeping the common-mode voltage V_{cm} constant, thus reducing the possibility of leakage currents appearing.

Energies **2022**, *15*, x FOR PEER REVIEW 3 of 21

Figure 2. Studied transformerless inverter topology. **Figure 2.** Studied transformerless inverter topology.

which S_4 and S_5 are in anti-series configuration; one diode (*D*), which prevents misconduc-
tion symmetry (*C*) which will annot be the secretive system of the second or antipatible (*DCL*). The converter has switching states in which only one device is conducting, then the efficiency is improved by reducing the conduction losses. The operating principle is discussed in the next lines. It can be seen in Figure [2](#page-2-1) that the topology consists of: five switches (MOSFETs), in tion; a capacitor (*C*) which will provide the negative output voltage; and an output filter

2.1. Operating Principles and Topology Modeling

The switching strategy and working principle of the topology are discussed in this *2.1. Operating Principles and Topology Modeling* compares a carrier signal against two modulating signals. Even though the unipolar SPWM modulations generate the necessary levels to charge and discharge the capacitor C, the bipolar modulation could not permit to charge the capacitor C, which prevents its use in
this topology section. The switching scheme of the inverter is illustrated in Figure [3.](#page-3-0) A unipolar sinusoidal pulse width modulation (SPWM) is employed [\[14,](#page-19-0)[23,](#page-19-8)[24\]](#page-19-9). This SPWM modulation this topology.

Figure 3 also shows the inverter control signals (*P*, *Q*, and *R*), the signals of each switch $(S_1, S_2, S_3, S_4, \text{ and } S_5)$, the voltage node signal (V_{An}) , and finally, the operating mode that determines each level in the output V_{An} , all represented at a low frequency.

Figure 3. Ideal waveforms of the inverter with a unipolar SPWM. **Figure 3.** Ideal waveforms of the inverter with a unipolar SPWM.

signals P and Q are equal, zero level is generated for signal V_{An} . When signals P and Q are different, signal V_{An} can be positive or negative, depending on the positive or negative
half-cycle of the AC grid (determined by control signal R) Through the control signals *P* and *Q*, the level of the *VAn* signal can be inferred; when half-cycle of the AC grid (determined by control signal *R*).

It can be seen that the control signals for the switches S_1 , S_2 , and S_3 commute in a hybrid way, only during one half-cycle, while the switches *S*₄ and *S*₅ operate at high at this high frequency during the whole time, achieving better efficiency in the system. Also notice that there are two switching states in which only one device is conducting instead of two as other topologies usually do, reducing the conduction losses. frequency. This allows a reduction in switching losses since only two devices are operating

It can be seen that the switching states of the inverter are displayed in Figure 4a–d. For the explanation of the modes of operation, it is assumed that all active and passive elements heybrid was are ideal devices. The different switching states of the inverter are displayed in Figure [4a](#page-4-0)–d. For the

$$
\left(\mathbf{a}\right)
$$

(**d**)

Figure 4. Switching states of the proposed transformerless inverter: (a) Mode 1, (b) Mode 2, Mode 3, (**d**) Mode 4. (**c**) Mode 3, (**d**) Mode 4.

Mode 1 (*S*¹ is ON, and *S*2, *S*3, *S*4, and *S*⁵ are OFF). This mode generates the voltage for the positive half-cycle (V_{PV}), and the capacitor voltage V_C remains unchanged. The voltage level before the filter (V_{An}) in this mode is equal to V_{PV} . The state equations for this mode are:

$$
\frac{d}{dt}v_C = 0\tag{1}
$$

$$
\frac{d}{dt}v_{Cf} = \frac{i_{L1} - i_{grid}}{C_f} \tag{2}
$$

$$
\frac{d}{dt}i_{L1} = \frac{v_{PV} - v_{Cf}}{L_1} \tag{3}
$$

$$
\frac{d}{dt}i_{L2} = \frac{v_{Cf} - v_{grid}}{L_2} \tag{4}
$$

where:

 $C \rightarrow$ The capacitance of the capacitor C

 $C_f \rightarrow \text{LCL Filter Capacitance}$

 $L_1 \rightarrow$ The inductance of the filter inductor one

 $L_2 \rightarrow$ The inductance of the filter inductor two

 $i_{L1} \rightarrow$ The current of filter inductor one

 $i_{12} \rightarrow$ The current of filter inductor two

 i_{PV} \rightarrow The output current of the PV inverter

 i_{grid} \rightarrow The grid current

 $v_C \rightarrow$ The voltage of the inverter capacitor

 v_{C} \rightarrow The voltage of the filter capacitor

 v_{PV} \rightarrow The voltage of the PV inverter before the LCL filter

 $v_{grid} \rightarrow$ The grid voltage

Mode 2 (*S*⁴ and *S*⁵ are ON, and *S*1, *S*2, and *S*³ are OFF). A zero voltage is produced in the output voltage *VAn*, this mode operates in the positive half-cycle of the output voltage. The state equations for this mode are (1) , (2) , (4) and:

$$
\frac{d}{dt}i_{L1} = -\frac{v_{Cf}}{L_1} \tag{5}
$$

Mode 3 (*S*³ is ON, and *S*1, *S*2, *S*4, and *S*⁵ are OFF). The voltage for the negative halfcycle is generated in this mode, and the capacitor (*C*) provides the energy. In this mode, the PV module is disconnected. The state equations now are (2), (4) and:

$$
\frac{d}{dt}v_C = \frac{i_{L1}}{C} \tag{6}
$$

$$
\frac{d}{dt}i_{L1} = -\frac{v_C + v_{Cf}}{L_1} \tag{7}
$$

Mode 4 (*S*2, *S*4, and *S*⁵ are ON, and *S*¹ and *S*³ are OFF). Switches *S*⁴ and *S*⁵ generate a zero voltage in the output voltage V_{An} . while the capacitor (C) is charged through S_2 . The capacitor charges in a short time, then the capacitor stops conducting current through it so that switches S_4 and S_5 are the only ones that remain active. This allows a reduction in conduction losses in the topology.

As in this stage the capacitor must be charged (mode 4), some non-idealities for the devices must be considered, adding in series to the capacitor *C* a resistance *Req* equivalent to the sum of all the parasitic resistances of each element. The equations for this mode are (2) , (4) , (5) and:

$$
\frac{d}{dt}v_C = \frac{v_{PV} - v_D - v_C}{R_{eq}C}
$$
\n(8)

where the equivalent resistance, *Req*, is described by:

$$
R_{eq} = 3R_{DS(ON)}\tag{9}
$$

where:

 $v_D \rightarrow$ Diode forward voltage

 $R_{DS(ON)} \rightarrow$ MOSFET on resistor

The four switching states of the proposed inverter are summarized in Table [1,](#page-6-0) along with other aspects related to the switching state.

Table 1. Switching states.

Since the topology has a four-quadrant switch (*S*⁴ and *S*5), it is necessary to carry out a commutation following the four-step rule, performing a combination of blanking times and overlapping times [\[25\]](#page-19-10).

It is important to mention that a switching sequence must be followed during the transitions between switching states. This is since a four-quadrant switch is employed (S⁴ and S_5). This depends on the operating mode, for example:

In the positive half cycle ($R = 1$), and a change from operation mode 1 ($P \neq Q$) to $2 (P = Q)$, follow the following switching sequence must be followed:

- At first $S_4 = 1$;
- Then $S_1 = 0$;
- To end $S_5 = 1$.

To change from operating mode 2 to mode 1, the sequence must be carried out in the opposite direction.

On the other hand, when the negative half-cycle $(R = 0)$ happens, and a change from operating mode 3 ($P \neq Q$) to 4 ($P = Q$), the following switching sequence must be followed:

- Initially $S_5 = 1$;
- Then $S_3 = 0$;
- To end $S_2 = S_4 = 1$.

To change from operating mode 4 to mode 3, the sequence must be carried out in the opposite direction.

The sequence of the switches is illustrated below in Figure [5,](#page-7-1) all represented at a low frequency.

Figure 5. Waveforms with the four-step rule.

3. Topology Design 2021 operate the topology operate the topology, a univolar SPWM modulation is carried out as \mathcal{L}

frequency.

P

The design criteria for the different components of the converter are detailed in this section. To properly operate the topology, a unipolar SPWM modulation is carried out as already discussed in Section 2 [\[26–](#page-19-11)[28\]](#page-19-12). Considering the above, we proceed to calculate the
assessing class out as (the consenter passive elements of the convenient. passive elements of the converter.

3.1. Capacitor C It is desirable to have capacitor *C* as small as small as α as small as possible, but if α is small as α

energy and maintain a constant voltage to produce the negative level of the corresponding It is desirable to have capacitor C as small as possible, but large enough to store half-cycle. The positive half-cycle does not use the capacitor *C*. half-cycle. The positive half-cycle does not use the capacitor *C*.

The design was made considering the worst case, corresponding to a change from mode 3 to mode 4, in which the capacitor discharges for a longer [ti](#page-7-2)me (Figure 6, in red).

Figure 6. Double-frequency SPWM and V_{An} with worst-case for V_C .

The next equation determines the behavior of the capacitance, which is derived from Equation (6):

$$
C_3 = \frac{i_{L1}\Delta t_3}{\Delta v_C} \tag{10}
$$

where Δt_3 is the operating time of the mode 3 subcircuit.

Considering an RMS current of i_{L1} = 2.8 A, a modulation index of 0.75; a switching frequency of 30 kHz, and $\Delta V_C = 12$ V (5% of V_C), results in capacitance of approximately of 5 µF.

3.2. LCL Filter

The LCL filter has the particularity of reducing the switching frequency ripple, having a good reduction of the total harmonic distortion (THD) and greatly reducing the emission of conducted electromagnetic interference (EMI) [\[29\]](#page-19-13). The LCL filter has better results in THD than an L or LC filter, as well as being of a smaller implementation volume and therefore a higher energy density, contributes to the useful life of the inverter, allowing a lower probability of failures in the devices in constant use [\[30\]](#page-19-14).

For these reasons, the LCL filter has been chosen and has been designed to provide third-order filtering due to its 60 dB/decade attenuation. The filter ensures high power quality by eliminating voltage and current harmonics, which is composed of two inductors (*Lf*¹ and *Lf*2) and a capacitor (*C^f*); the resonance frequency (*fres*) of the LCL filter is given as [\[31](#page-19-15)[,32\]](#page-19-16):

$$
f_{res} = \frac{1}{2\pi} \sqrt{\frac{L_{f1} + L_{f2}}{L_{f1} \cdot L_{f2} \cdot C_f}}
$$
(11)

The resonance frequency is selected between [\[30\]](#page-19-14).

$$
10f_g < f_{res} < 0.5f_s \tag{12}
$$

where f_g is the system output frequency and f_s is the inverter switching frequency. The base impedance (Z_b) and base capacitance (C_b) are expressed by [\[31,](#page-19-15)[33\]](#page-19-17):

$$
Z_b = \frac{V_{orms}^2}{P} \tag{13}
$$

$$
C_b = \frac{1}{2 \cdot \pi \cdot f_g \cdot Z_b} \tag{14}
$$

where *Vorms* is the root mean square (RMS) of the system output voltage (*Vgrid*). The filter capacitor is calculated with:

$$
C_f \le 0.05 C_b \tag{15}
$$

The first inductor is given by [\[33\]](#page-19-17):

$$
L_{f1} = \frac{V_{PV}}{6 \cdot f_s \cdot \Delta I_{\text{max}}}
$$
 (16)

where V_{PV} is the inverter input voltage.

The maximum current ripple (∆*I*max) of the output inverter is obtained with:

$$
\Delta I_{\text{max}} = 0.1 \frac{P\sqrt{2}}{V_{orms}}
$$
\n(17)

The second inductor is expressed by:

$$
L_{f2} = 0.6 \cdot L_{f1} \tag{18}
$$

The designed LCL filter parameters are given in Table [2.](#page-9-1)

Table 2. Filter Parameters.

3.3. Semiconductors and Sensors

According to the values of Table [2,](#page-9-1) the MUR860 was chosen as the power diode for its peak voltage and peak current values, 600 V and 16 A respectively, fast recovery time (75 ns) , and low forward voltage (1.5 V) $[34]$.

C3M0065090D was chosen as silicon carbide (SiC) MOSFET, which has a drain-source voltage of 900 V, a maximum gate-source voltage of 15 V, a drain current of 36 A, a drain-source on-state resistance of 65 m Ω , and a rise and fall time of 11 ns and 9 ns respectively [\[35\]](#page-19-19).

The current sensor used is the LA 25-NP, which is a hall effect sensor that operates using a variable transformer depending on the configuration of its pins [\[36\]](#page-19-20).

The voltage sensor used is the LV 25-P, which is also a hall effect sensor that senses the voltage through a current relationship using Ohm's law. An external resistor is necessary to obtain a nominal current of 10 mA [\[37\]](#page-19-21).

Both sensors need a current to voltage conversion stage because the transducer output is in current. After that, a conditioning stage is used, which is recommended to match impedances with the following stage, which usually is the digital stage.

4. Control Strategy

In this section, the controller employed is described in detail. A current control loop is employed, but also other circuitries.

4.1. Combinational Logic Circuit

As mentioned in Section [2.1,](#page-2-2) a unipolar SPWM was used, where two symmetrical sinusoidal signals are compared against a triangular carrier signal, as illustrated in Figure [3.](#page-3-0) When comparing the blue sinusoidal signal of Figure [3](#page-3-0) against the triangular signal, control signal *P* is obtained; while comparing the symmetrical sinusoidal signal (the red one in Figure [3\)](#page-3-0) against the triangular signal, results in the control signal *Q*. The control signal *R* indicates the polarity of the positive and negative half-cycle of the sinusoidal signal.

A combinational logic circuit is employed to determine the activating signals of the switches. The truth tables for each switch are shown in Figure [7.](#page-10-0)

Figure 7. Truth table of the control signals of the switches (a) switching logic for S1: $S_1 = P\overline{Q}R$; (**b**) switching logic for S_2 : $S_2 = \overline{R}(PQ + \overline{PQ})$; (**c**) switching logic for S_3 : $S_3 = \overline{P}Q\overline{R}$; (**d**) switching logic for S_4 and S_5 : $S_4 = PQ + \overline{PQ}$. S_4 and S_5 : $S_4 = PQ + \overline{PQ}$.

4.2. Controller Stage 4.2. Controller Stage Δ Controller Stage

Figure 8. The proportional-resonant (PR) controller is widely use[d](#page-10-1) in grid-connected voltage-source converters [39] because it offers good accuracy and a considerably fast speed voltage-source converters [39] because it offers good accuracy and a considerab[ly f](#page-20-1)ast speed
when tracking sinusoidal signals in steady state compared to other control strategies [40]. The control strategy employed is a Proportional-Resonant (PR) [38], as shown in

 σ and the synchronized with the Γ the σ Figure 8. Control diagram for the inverter topology.

This PR controller must be synchronized with the AC grid, which is achieved using a SOGI-FLL. Its dynamic response depends mainly on an appropriate selection of the
This Propriate with the synchronization of Line and *k* is the SOGI gain [41]. The block diagram parameters p and k , where p is the FLL gain and k is the SOGI gain [\[41\]](#page-20-2). The block diagram $\frac{1}{2}$ and $\frac{1}{2}$ a Figure 8. Control diagram for the inverter topology.
This PR controller must be synchronized with the AC grid, w
a SOGI-FLL. Its dynamic response depends mainly on an appro
parameters p and k , where p is the FLL gai a SOGI-FLL. Its dynamic response depends mainly on an appropriate selection of the

Figure 9. Block diagram of SOGI-FLL controller.

On the other hand, the transfer function of the proportional-resonant (PR) controller is: The proposed values for *k* and *p* were 2 and 1, respectively.

$$
H_{PR} = K_p + \frac{K_i s}{s^2 + \omega_0^2}
$$
 (19)

the AC frequency ω_0 , where $\omega_0 = 2\pi f_g$ is the resonant frequency and K_p and K_i represent proportional and resonant gains respectively. K_p mainly determines the bandwidth and $\frac{1}{2}$ Equation (19) can be seen to be an ideal PR controller which achieves infinite gain at
the AC frequency ω_0 where $\omega_0 = 2\pi f_0$ is the resonant frequency and K_n and K_i represent the phase and gain margins of the system, while x_i ca[n b](#page-20-3)e tuned for similing the magni-
tude response vertically [42]. The block diagram of the PR controller loop is shown in Figure 10. In this case, the value for $\omega_0 =$ es 376.9911 rad/s, for K_p and K_i are equal to 1.2 and 22, respectively. *K* the phase and gain margins of the system, while *Kⁱ* can be tuned for shifting the magniand 22, respectively. respectively.

Iout Output current and voltage are obtained by the LA25-NP and LV25-P sensors, respec-Output current and voltage are obtained by the LA25-NP and LV25-P sensors, tively, as mentioned in Section [3.3,](#page-9-2) which provide the necessary signals for the SOGI-FLL $\frac{1}{2}$ control as well as the PR control.

ω SOGI-FLL control as well as the PR control. The SOGI-FLL control as the PR control has been programmed in the LabView 2015b platform, and downloaded in the National Instrument GPIC board hardware, which has a sampling frequency of 100,000 samples per second.

This limits the execution time of each block to 10µs, having an integration step of 200,000 for a chief controller. The execution the EQCU ELL controller and the ED controller. 0.0037699s for each integral within the SOGI-FLL controller and the PR controller.

5. Simulated and Experimental Results

To verify the operation of the controller and topology, PSIM simulations were made and an experimental prototype was built. Several tests were carried out. Parameters for

the simulation and experimental system are shown in Table [3.](#page-12-0) The photograph of the experimental prototype is shown in Figure [11.](#page-12-1)

Table 3. Parameters used for the simulation of the proposed topology.

GPIC Board

(**a**) (**b**)

Figure 11. Experimental setup for the proposed inverter. (**a**) Inverter with measurement equipment **Figure 11.** Experimental setup for the proposed inverter. (**a**) Inverter with measurement equipment and GPIC board, (**b**) inverter with LCL filter. and GPIC board, (**b**) inverter with LCL filter.

6812B, and the PV was replaced by a PV panel simulator Keysight N8937 APV. The equivalent parasitic capacitor between the negative terminal of the DC bus and the ground was lent of the late of the simulation of the ground was leader that the simulation of the simulation of the simulation of the simulation If the equivalent parameter in a parameter the intermediate in the previous security the controller with implemented in a National Instrument GPIC board which can be seen in Figure [11a](#page-12-1). For the experiments, the AC grid was replaced by a programmable AC Source Agilent replaced by an external capacitor. As mentioned in the previous section, the controller was

All the tests were carried out over 1 year in which the topology was operating daily for a minimum of 1 h and a maximum of 3 h without presenting any problem in its operation.
The settled which can be seen in the settlement of Theory in the settlement of the settlement of the settlemen

are in phase with *V_{grid}*. This is illustrated in Figure 12a,b, for simulation and experimental results, respectively. The first test was to obtain the steady-state waveforms. The voltage and current signals after the LCL filter are obtained, as well as the signal *VAn*. As it can be observed, all signals

Figure 12. Simulated and experimental results. (a) Simulated waveforms V_{grid} , V_{An} , V_{out} , and i_{out} . (b) Experimental waveforms V_{grid} , V_{An} , V_{out} , and i_{out} . (c) Simulated waveforms V_{grid} and i_{out} . $\mathbf{v}_g = \mathbf{v}_g = \mathbf{$ (d) Experimental waveforms V_{grid} , and i_{out} . (e) Simulated waveforms V_{out} and i_{out} . (f) Experimental waveforms *Vout* and *iout*.

The second test illustrates the implemented soft start. It is graphed the output current The second test illustrates the implemented soft start. It is graphed the output current and the grid voltage. It can be observed that around three cycles were taken to reach the and the grid voltage. It can be observed that around three cycles were taken to reach the steady state, once it started the system. This is observed in Figure 12c,d, for simulation steady state, once it started the system. This is observed in Figure [12c](#page-13-0),d, for simulation and experimental results, respectively.

As the third test, an amplitude variation of the current reference was made. As can As the third test, an amplitude variation of the current reference was made. As can be be observed in Figure 12e,f (simulation and experiment, respectively), the system has a observed in Figure [12e](#page-13-0),f (simulation and experiment, respectively), the system has a good dynamic response.

As a fourth test, the inverter was tested with an RL load of 50 Ω and 50 mH, given by Chroma programmable AC/DC Electronic Load model 63802, the output voltage and current signal are illustrated below in Figure [13,](#page-14-0) it is clear that there is a phase lag

between the signals generating reactive power, the converter operates properly and no effect on it appears.

Figure 13. Output voltage and current signals under inductive load. **Figure 13.** Output voltage and current signals under inductive load.

can observe that the current is less than 10 mA, fully complying with the VDE 0126-1-1 standard, which indicates that the leakage current must be less than 300 mA. In Figure [14,](#page-14-1) the *VAn* signal and the measured leakage current are illustrated. One In Figure 14, the *VAn* signal and the measured leakage current are illustrated. One can

Figure 14. *VAn* and Leakage current.

Once these tests were carried out, the efficiency and the THD at different powers respect to the nominal power that allows us to calculate the CEC and EE efficiencies [\[14](#page-19-0)[,43\]](#page-20-4), were obtained. Maximum efficiency of 98.2% was achieved at the nominal power of 300 W.
Houssier, a guitar of officiencies was samied out at different portanteses of power with However, a sweep of efficiencies was carried out at different percentages of power with

through the Equations (20) and (21), which are 96.973% and 96.227%, respectively. All efficiencies were obtained using Chroma Digital Power Meter 66,204 device.

$$
E f_{EE} = 0.03 E f_{5\%} + 0.06 E f_{10\%} + 0.13 E f_{20\%} + 0.1 E f_{30\%} + 0.48 E f_{50\%} + 0.2 E f_{100\%} \tag{20}
$$

$$
E f_{EE} = 0.04 E f_{10\%} + 0.05 E f_{20\%} + 0.12 E f_{30\%} + 0.21 E f_{50\%} + 0.53 E f_{75\%} + 0.05 E f_{100\%} \tag{21}
$$

where the percentage that each efficiency has corresponds to the value of the efficiency
showed at the newspapes of the newsgarith respect to the negative sensor $[44]$ obtained at that percentage of the power with respect to the nominal value of power [\[44\]](#page-20-5).

THD measurements of the output current of the topology were made also at different powers using a Fluke1735 device, the same as in the analysis of efficiencies, the THD at 300 W resulted in a THD value of 0.1%, while in the worst of the conditions at 15 W with a value of 0.9% was obtained, in all cases the THD value measured is lower than the IEEE 1547 standard [\[45\]](#page-20-6). Figure [15](#page-15-0) illustrates the efficiency and the THD.

Figure 15. Steady-state performance: efficiency and THD.

The useful life of the system will depend on the useful life of each element sepapresent the highest percentage of failures found in the proposed topology are MOSFETs, followed [b](#page-19-14)[y d](#page-20-7)iodes $\left[30,46\right]$. Table 4 shows the perc[en](#page-15-1)tage of failures in 1000 h of use for the various elements $[4/$]: rately, which are affected by different factors, such as the environment where it operates, the temperature, the implementation and operation parameters [\[46\]](#page-20-7). The devices that various elements [\[47\]](#page-20-8):

Table 4. Some typical component failure rates (% per 1000 h).

The useful life of an inverter varies depending on the factors mentioned, as well as the number of elements that the topology contains and the stress to which they are subjected,
and to a large extent the THD that the topology presents. In concrel, the useful life of $\frac{1}{1}$ or $\frac{1}{1}$ and to a large extent the THD that the topology presents. In general, the useful life of

the inverter system can be guaranteed in 10^6 h, where the active components (MOSFETs) feature the highest failure probability among the elements in the topology [\[46\]](#page-20-7).

Based on this, temperature measurements in degrees Celsius were made on the components within the topology every minute for 1 h, when temperatures have already stabilized (Figure [16\)](#page-16-1). The converter was operating at 300 W.

Figure 16. Temperature of each component as a function of time (min). **Figure 16.** Temperature of each component as a function of time (min).

The temperature measurement was carried out on each of the devices utilizing digital thermometers. The average, minimum, and maximum increase of the temperature value of each device is shown below in Table 5, with which, in support of Figure [16,](#page-16-1) it can be concluded that the device that could present failures first would be MOSFETs S_4 and S_5 . The temperature measurement was carried out on each of the devices utilizing digital

	Average	Maximum	Minimum	Increase
S_1	32.89	36	30	b
S_2, S_3 S_4, S_5	36.82	41.3	30.5	10.8
	38.75	42.8	31.4	11.4
\mathcal{C}	35.57	39.4	31	8.4
L_{f1}	33.85	36.2	29	7.2
Lf2	30.14	31.5	28.5	3
	28.62	30.3	27.9	2.4

concluded that the device that could present failures first would be MOSFETs *S⁴* and *S5*. **Table 5.** Average, maximum, and minimum temperature in degrees Celsius.

It must be considered that these temperatures contemplate the temperature of the environment at the moment of being measured, which at the beginning of the measurement was 29 \degree C and at the end of the test it was 26 \degree C.

6. Comparison with Other Schemes contemplate the temperature of the

Several characteristics of the converter have been compared with other topologies (Table 6), where, in addition to comparing in terms of efficiency, THD and leakage current, **6. Comparison with Other Schemes** proposed filter in each topology, since they directly affect the THD, the efficiency and the lifetime of each one of them. the number of devices used has also been compared; these include semiconductor devices and also internal passive devices in each inverter, and the elements that are used in the

Topology	Semiconductor Devices			Passive Elements		Filter		Semiconductors Operating at the Same Time	Leakage Current	Maximum Efficiency [%]	THD $\lceil \% \rceil$
	Switches Diodes		C	L	C	L		Minimum Maximum	[mA]		
Proposed inverter	5			Ω	$\mathbf{1}$	$\overline{2}$	1	3	≈ 0	98.2 @ 300 VA	0.1
H BVS $[7]$	5			2	1	$\overline{2}$	3	3	<77	94.5 @ 1 kVA	11.6
H6 DC side [14]	6	θ	$\overline{2}$	Ω	$\mathbf{1}$	$\overline{2}$	2	4	$<$ 200	95.9 @ 300 VA	2.54
CH ₆ [15]	6	Ω	θ	2	$\mathbf{1}$	$\overline{2}$	$\overline{2}$	3	< 140	NM @ 720 VA	3.77
Topology in [16]	5	Ω	$\overline{2}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\overline{2}$	2	≈ 0	92.5 @ 200 VA	
qZSI Modified [17]	6	3	2	2	$\mathbf{1}$	$\overline{2}$	3	7	≈ 0	91.4 @ 500 kVA	6.2
Heric parallel AC switch [18]	6	$\overline{2}$	θ	θ	$\mathbf{1}$	$\overline{2}$	$\overline{2}$	$\overline{2}$	$<$ 20	98.7% @ 9 kVA	
Heric back-to-back [18]	6	θ	Ω	Ω	$\mathbf{1}$	$\overline{2}$	$\overline{2}$	$\overline{2}$	<20	97.5%@9 kVA	
H5[18]	5	θ	θ	$\overline{0}$	$\mathbf{1}$	2	$\overline{2}$	3	$<$ 35	98.1 @ 300 VA	
H ₆ [18]	6	$\overline{2}$	θ	Ω	$\mathbf{1}$	$\overline{2}$	$\overline{2}$	4	$<$ 40	96.35 @ 200 VA	
Hybrid bridge $\lceil 19 \rceil$	6	$\overline{2}$	$\mathbf{1}$	Ω	$\mathbf{1}$	$\overline{2}$	$\overline{2}$	3	< 17.4	94.75 @ 1 kVA	
$H5-D$ [20]	5	1	2	θ	θ	$\overline{2}$	3	3	$\approx\!\!60$	96 @ 650 VA	
S4 Topology [21]	4	$\overline{2}$	3	Ω	$\mathbf{1}$	1	1	3	≈ 0	97.2 @ 500 VA	2.1
Inverter in [22]	5	1			1			3	≈ 0		0.14

Table 6. Comparison with other schemes.

In terms of efficiency, a good value is achieved. The efficiency depends on the switching and conduction losses. This proposal has low conduction losses due to the reduction of active semiconductors in each operation mode. A single semiconductor is turned on in two of the operating modes. In Table [6](#page-17-1) the number of semiconductors operating at the same time for each topology is indicated. The proposed topology, as in [\[21,](#page-19-6)[22\]](#page-19-1), only uses one semiconductor used in an operation mode, while the others consider more elements, penalizing efficiency, except for the HERIC parallel AC switch topology [\[18\]](#page-19-2) which presents better efficiency. However, the analyzed topology is expected to improve its efficiency at higher power, matching or surpassing also the HERIC parallel AC switch topology [\[18\]](#page-19-2). It is worth mentioning that $[18]$ is a review with the maximum efficiency reported for each topology so far according to the reference.

In addition, a low THD was obtained compared to other topologies.

The leakage current was also considered. Considering that this proposal is a common mode converter, the leakage current is close to zero. Not all the topologies eliminate it, some of them only reduce it, as is the case of [\[7,](#page-18-6)[14,](#page-19-0)[15,](#page-19-7)[18–](#page-19-2)[20\]](#page-19-4). All the topologies presented in [\[17\]](#page-19-23) do not manage to eliminate the leakage current in its entirety.

Regarding the number of semiconductor devices, only the topology presented in [\[16\]](#page-19-5) and the H5 topology [\[18\]](#page-19-2) use fewer components than the proposed topology. However, the topology in [\[16\]](#page-19-5) has one extra passive element. The topologies in [\[7](#page-18-6)[,14](#page-19-0)[,15](#page-19-7)[,20–](#page-19-4)[22\]](#page-19-1) have the same number of semiconductors, however, the number of passive elements in each of them is greater than in the proposed topology, except [\[22\]](#page-19-1). However, that work does not address many details concerning the analysis and calculation of the elements, and no experiments were provided. The topologies reported in [\[17,](#page-19-23)[19\]](#page-19-3) have a higher number of semiconductors than the proposed topology.

The main difference with [\[22\]](#page-19-1) is the filter used, which improves the results obtained by reducing THD and EMI, which would extend the life of the system, and a better power density is obtained.

7. Conclusions

A topology for transformerless PV inverters is analyzed and experimentally evaluated in this paper, which can effectively suppress the leakage current, but also have high efficiency due to the reduced conduction losses. The topology comprises five switches and a diode, with only one semiconductor operating during two of the operating modes. The LCL output filter increases efficiency, lifetime, THD and EMI reduction of the converter.

The results obtained verify the operation of the topology, where a zero-leakage current is measured, complying with the VDE 0126-1-1 standard where it must be less than 300 mA.

An efficiency study was performed, having a maximum efficiency of 98.2% at a power of 300 VA. In the same way, a very low THD was obtained, 0.1% in the best of cases and 0.9% for the worst.

A temperature measurement of the devices used in the implementation over an hour of operation without interruptions at nominal value was made, as well as an estimation of failures for the useful life of the system was given.

Simulation and experimental results allow validating the operation of the converter and the controller, resulting in a good choice for single-phase transformerless PV inverters due to its simplicity and practicality.

Author Contributions: Conceptualization, J.C., R.O. and N.V.; methodology, J.V.; validation, J.C.; formal analysis, J.C.; writing—original draft preparation, J.C., J.V. and N.V.; writing—review and editing, J.C., J.V. and N.V.; project administration, H.L., C.H. and N.V.; funding acquisition, H.L., C.H. and N.V. All authors have read and agreed to the published version of the manuscript.

Funding: This research received external funding from TecNM and CONACyT.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: The information is contained into the paper.

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. IEA. World Energy 2020, IEA, Paris. 2020. Available online: <https://bit.ly/3cxpHnK> (accessed on 1 April 2022).
- 2. Renewable Energy Policy Network for the 21st Century, "Renewable 2020 Global Status Report". Available online: [http:](http://t.ly/wR9R) [//t.ly/wR9R](http://t.ly/wR9R) (accessed on 1 April 2022).
- 3. Raju, M.D.; Sumanth, R.; Saikrishna, K.V.; Kumar, A.G.; Reddy, K.I.; Sudharshan, K. MCH-bridge multilevel PV inverter with distributed MPPT for grid-connected applications. *J. Resour. Manag. Technol.* **2021**, *12*, 148–161.
- 4. Jones, E.S.; Gong, H.; Ionel, D.M. Optimal combinations of utility level renewable generators for a net zero energy microgrid considering different utility charge rates. In Proceedings of the 2019 8th International Conference on Renewable Energy Research and Applications (ICRERA), Brasov, Romania, 3–6 November 2019; pp. 1014–1017.
- 5. Hasan, M.M.; Abu-Siada, A.; Islam, S.M.; Dahidah, M.S.A. A New Cascaded Multilevel Inverter Topology with Galvanic Isolation. *IEEE Trans. Ind. Appl.* **2018**, *54*, 3463–3472. [\[CrossRef\]](http://doi.org/10.1109/TIA.2018.2818061)
- 6. Khan, M.N.H.; Forouzesh, M.; Siwakoti, Y.P.; Li, L.; Kerekes, T.; Blaabjerg, F. Transformerless inverter topologies for single-phase photovoltaic systems: A comparative review. *IEEE J. Emerg. Sel. Top. Power Electron.* **2020**, *8*, 805–835. [\[CrossRef\]](http://doi.org/10.1109/JESTPE.2019.2908672)
- 7. Roy, J.; Xia, Y.; Ayyanar, R. Performance evaluation of single-phase transfomer-less PV inverter topologies. In Proceedings of the 2018 IEEE Applied Power Electronics Conference and Exposition (APEC), San Antonio, TX, USA, 4–8 March 2018; pp. 3250–3255.
- 8. Jin, X.; Bai, Q.; Yang, J.; Wang, Z.; Ouyang, L.; Ma, J.; Wang, H.; Yang, H. Theoretical insight into leakage current of solar module under high system voltage. In Proceedings of the 2020 47th IEEE Photovoltaic Specialists Conference (PVSC), Calgary, AB, Canada, 15 June–21 August 2020; pp. 0109–0112.
- 9. SMA Solar Technology AG. *Leading Leakage Currents. Technical Information, Version 2.6*; SMA Solar Technology AG: Northern Hesse, Germany, 2022.
- 10. Yao, Z.; Zhang, Y.; Hu, X. Transformerless grid-connected pv inverter without common mode leakage current and shoot-through problems. *IEEE Trans. Circuits Syst. II Express Briefs* **2020**, *67*, 3257–3261. [\[CrossRef\]](http://doi.org/10.1109/TCSII.2020.2990447)
- 11. Vosoughi, N.; Hosseini, S.H.; Sabahi, M. Single-phase common-grounded transformerless grid-tied inverter for PV application. *IET Power Electron.* **2020**, *13*, 157–167. [\[CrossRef\]](http://doi.org/10.1049/iet-pel.2019.0364)
- 12. Vázquez, J.; Vázquez, N.; Vaquero, J. Convertidor Integrado en Modo Común Para la Inyección de Energía a la Red Eléctrica. Master's Thesis, Celaya, Gto., Tecnológico Nacional de México Instituto Tecnológico de Celaya, Celaya, Mexico, June 2016.
- 13. Chen, K.; Huang, Z.; Hang, L.; Xie, X.; Han, Q.; Lu, Q.; Gan, Y.; Yang, G.; Shen, P. Cascaded iH6 multilevel inverter with leakage current reduction for transformerless grid-connected photovoltaic system. In Proceedings of the 2017 IEEE 12th International Conference on Power Electronics and Drive Systems (PEDS), Honolulu, HI, USA, 12–15 December 2017; pp. 613–617.
- 14. Yang, B.; Li, W.; Gu, Y.; Cui, W.; He, X. Improved transformerless inverter with common-mode leakage current elimination for a photovoltaic grid-connected power system. *IEEE Trans. Power Electron.* **2012**, *27*, 752–762. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2011.2160359)
- 15. Guo, X.; Wang, N.; Zhang, J.; Wang, B.; Nguyen, M. A novel transformerless current source inverter for leakage current reduction. *IEEE Access* **2019**, *7*, 50681–50690. [\[CrossRef\]](http://doi.org/10.1109/ACCESS.2019.2908287)
- 16. Azary, M.T.; Sabahi, M.; Babaei, E.; Meinagh, F.A.A. Modified single-phase single-stage grid-tied flying inductor inverter with MPPT and suppressed leakage current. *IEEE Trans. Ind. Electron.* **2018**, *65*, 221–231. [\[CrossRef\]](http://doi.org/10.1109/TIE.2017.2719610)
- 17. Meraj, M.; Rahman, S.; Iqbal, A.; Ben-Brahim, L. Common mode voltage reduction in a single-phase quasi z-source inverter for transformerless grid-connected solar PV applications. *IEEE J. Emerg. Sel. Top. Power Electron.* **2019**, *7*, 1352–1363. [\[CrossRef\]](http://doi.org/10.1109/JESTPE.2018.2867521)
- 18. Chen, B.; Lai, J.-S. A family of single-phase transformerless inverters with asymmetric phase-legs. In Proceedings of the 2015 IEEE Applied Power Electronics Conference and Exposition (APEC), Charlotte, NC, USA, 15–19 March 2015; pp. 2200–2205.
- 19. Tey, K.S.; Mekhilef, S. A reduced leakage current transformerless photovoltaic inverter. *Renew. Energy* **2016**, *86*, 1103–1112. [\[CrossRef\]](http://doi.org/10.1016/j.renene.2015.09.039)
- 20. Li, H.; Zeng, Y.; Zhang, B.; Zheng, T.Q.; Hao, R.; Yang, Z. An improved H5 topology with low common-mode current for transformerless PV grid-connected inverter. *IEEE Trans. Power Electron.* **2019**, *34*, 1254–1265. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2018.2833144)
- 21. Ardashir, J.F.; Sabahi, M.; Hosseini, S.H.; Blaabjerg, F.; Babaei, E.; Gharehpetian, G.B. A single-phase transformerless inverter with charge pump circuit concept for grid-tied PV applications. *IEEE Trans. Ind. Electron.* **2017**, *64*, 5403–5415. [\[CrossRef\]](http://doi.org/10.1109/TIE.2016.2645162)
- 22. Mostaan, A.; Alizadeh, E.; Qu, Y.; Soltani, M. A transformer-less single phase inverter for photovoltaic systems. In Proceedings of the 2017 19th European Conference on Power Electronics and Applications (EPE'17 ECCE Europe), Warsaw, Poland, 11–14 September 2017; pp. P.1–P.9.
- 23. Algaddafi, A.; Elnaddab, K.; Al Ma'mari, A.; Esgiar, A.N. Comparing the performance of bipolar and unipolar switching frequency to drive DC-AC Inverter. In Proceedings of the 2016 International Renewable and Sustainable Energy Conference (IRSEC), Marrakech, Morocco, 14–17 November 2016; pp. 680–685.
- 24. Sivachidambaranathan, V.; Geetha, V. Double frequency SPWM inverter topology for PV systems. In Proceedings of the 2017 International Conference on Computation of Power, Energy Information and Commuincation (ICCPEIC), Melmaruvathur, India, 22–23 March 2017; pp. 800–803.
- 25. El-Zohri, E.H.; Mosbah, M.A. Comparison and performance analysis of unipolar and bipolar digitally-controlled single-phase inverters. In Proceedings of the 2017 Nineteenth International Middle East Power Systems Conference (MEPCON), Cairo, Egypt, 19–21 December 2017; pp. 1138–1144.
- 26. Palanivel, P.; Dash, S.S. Multicarrier pulse width modulation methods based three phase cascaded multilevel inverter including over modulation and low modulation indices. In Proceedings of the TENCON 2009—2009 IEEE Region 10 Conference, Singapore, 23–26 January 2009; pp. 1–6.
- 27. Bhaskar, M.S.; Padmanaban, S.; Fedák, V.; Blaabjerg, F.; Wheeler, P. Transistor clamped five-level inverter using non-inverting double reference single carrier PWM Technique for photovoltaic applications. In Proceedings of the 2017 International Conference on Optimization of Electrical and Electronic Equipment (OPTIM) & 2017 Intl Aegean Conference on Electrical Machines and Power Electronics (ACEMP), Brasov, Romania, 25–27 May 2017; pp. 777–782.
- 28. Zhu, T.; Ji, Y.; Wang, J.; Liu, Y. A novel constant-frequency quasi-resonant converter. *IEEE Access* **2018**, *6*, 39635–39642. [\[CrossRef\]](http://doi.org/10.1109/ACCESS.2018.2854846)
- 29. Liu, Y.; Peng, J.; Wang, G.; Wang, H.; See, K.Y. LCL filter design and analysis of grid-connected converter for power quality and EMI compliance. In Proceedings of the 2016 Asia-Pacific International Symposium on Electromagnetic Compatibility (APEMC), Shenzhen, China, 17–21 May 2016; pp. 142–144.
- 30. Villanueva, I.; Vázquez, N.; Vaquero, J.; Hernández, C.; López, H.; Osorio, R. L vs. LCL filter for photovoltaic grid-connected inverter: A reliability study. *Int. J. Photoenergy* **2020**, *2020*, 7872916. [\[CrossRef\]](http://doi.org/10.1155/2020/7872916)
- 31. Sule, P.; Batool, M.; Fan, Y. Modeling and Performance assessment of an efficient photovoltaic based grid-connected inverter system with integration of LCL filter. In Proceedings of the 2021 31st Australasian Universities Power Engineering Conference (AUPEC), Perth, Australia, 26–30 September 2021; pp. 1–6.
- 32. Kabalci, E.; Boyar, A. Design and analysis of a single phase flyback micro inverter. In Proceedings of the 2018 6th International Conference on Control Engineering & Information Technology (CEIT), Istambul, Turkey, 25–27 October 2018; pp. 595–600.
- 33. Dursun, M.; DÖSOĞLU, M.K. LCL Filter Design for Grid Connected Three-Phase Inverter. In Proceedings of the 2018 2nd International Symposium on Multidisciplinary Studies and Innovative Technologies (ISMSIT), Ankara, Turkey, 19–21 October 2018.
- 34. Fairchild Semiconductor. Datasheet MUR840, Fairchild semiconductor. 8A, 400 V–600 V, Ultrafast Diodes. Available online: <https://t.ly/6HFD> (accessed on 16 April 2022).
- 35. Wolfspeed. Datasheet C3M0065090D, Silicon Carbide Power MOSFET C3M Planar MOSFET Technology N-Channel Enhancement Mode. Available online: <https://t.ly/fbgQ> (accessed on 16 April 2022).
- 36. LEM. Transductor de Corriente, LA, 25A, −36A a 36A, 0.5%, Salida Lazo Cerrado, 14,25 Vdc a 15.75 Vdc. Available online: <https://t.ly/0ahS> (accessed on 16 April 2022).
- 37. LEM. Transductor de Tensión, Serie LV, 25 mA, −14 mA a 14 mA, 15 Vdc, 0.9%. Available online: <https://t.ly/JlPe> (accessed on 16 April 2022).
- 38. Parvez, M.; Elias, M.F.M.; Rahim, N.A. Performance analysis of PR current controller for single-phase inverters. In Proceedings of the 4th IET Clean Energy and Technology Conference (CEAT 2016), Kuala Lumpur, Malaysia, 14–15 November 2016; pp. 1–8.
- 39. Guo, S.; Liu, D. Proportional-resonant based high-performance control strategy for voltage-quality in dynamic voltage restorer system. In Proceedings of the 2nd International Symposium on Power Electronics for Distributed Generation Systems, Hefei, China, 16–18 June 2010; pp. 721–726.
- 40. Trung-Kien, V.; Seong, S. Comparison of PI and PR controller based current control schemes for single-phase grid-connected PV inverter. *J. Korea Acad.-Ind. Coop. Soc.* **2010**, *11*, 2968–2974.
- 41. Patiño, D.G.; Erira, E.G.; Fuelagän, J.R.; Rosero, E.E. Implementation a HERIC inverter prototype connected to the grid controlled by SOGI-FLL. In Proceedings of the 2015 IEEE Workshop on Power Electronics and Power Quality Applications (PEPQA), Bogota, Colombia, 2–4 June 2015; pp. 1–6.
- 42. Teodorescu, R.; Blaabjerg, F.; Borup, U.; Liserre, M. A new control structure for grid-connected LCL PV inverters with zero steadystate error and selective harmonic compensation. In Proceedings of the Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC'04., Anaheim, CA, USA, 22–26 February 2004; pp. 580–586.
- 43. Shi, Y.; Wang, L.; Xie, R.; Li, H. Design and implementation of a 100 kW SiC filter-less PV inverter with 5 kW/kg power density and 99.2% CEC efficiency. In Proceedings of the 2018 IEEE Applied Power Electronics Conference and Exposition (APEC), San Antonio, TX, USA, 4–8 March 2018; pp. 393–398.
- 44. Chen, B.; Gu, B.; Zhang, L.; Zahid, Z.U.; Lai, J.S.; Liao, Z.; Hao, R. A high-efficiency MOSFET transformerless inverter for nonisolated microinverter applications. *IEEE Trans. Power Electron.* **2015**, *30*, 3610–3622. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2014.2339320)
- 45. Kumar, S.; Kirubakaran, A.; Subrahmanyam, N. Bi-directional clamping based H5, HERIC and H6-type transformerless inverter topologies with improved modulation technique. In Proceedings of the 2020 IEEE International Conference on Power Electronics, Smart Grid and Renewable Energy (PESGRE2020), Cochin, India, 2–4 January 2020.
- 46. Villanueva, I.; Vazquez, N.; Vaquero, J.; Hernández, C.; López, H.; Osorio, R.; Pinto, S. On the reliability of transformerless photovoltaic DC/AC converters based on mission profile. *Int. J. Photoenergy* **2021**, *2021*, 9926316. [\[CrossRef\]](http://doi.org/10.1155/2021/9926316)
- 47. Dummer, G.W.A.; Tooley, M.H.; Winton, R.C. *An Elementary Guide to Reliability*, 5th ed.; British Library Cataloguing: Oxford, UK, 2005; pp. 19–30.