

Brief Report **A Compact Five-Level Single-Stage Boost Inverter**

Jagabar Sathik Mohamed Ali 1,2,[*](https://orcid.org/0000-0002-4247-8972) and Dhafer Almakhles [1](https://orcid.org/0000-0002-5165-0754)

- 1 Renewable Energy Lab, College of Engineering, Prince Sultan University, Riyadh 11586, Saudi Arabia
2 Department of Electrical and Electronics Engineering, SPM Institute of Science and Technology, SPM
- ² Department of Electrical and Electronics Engineering, SRM Institute of Science and Technology, SRM Nagar, Kattankulathur 603203, India
- ***** Correspondence: mjsathik@ieee.org

Abstract: This article presents a single-stage five-level boost inverter (5L-SBI) topology with reduced power components. The proposed topology falls under the self-balanced switch-capacitors (SCs) type and combines both a DC/DC boost converter and inverter with a switched-capacitor cell. The advantages of proposed topologies include the following: the number of switch counts is reduced, the maximum voltage gain is two times higher than the input voltage, and the capacitor's charging current is suppressed. Further, the proposed topology cascaded, and three-phase extensions are presented. To attest, the advantages of the proposed topology are thoroughly compared with other recent SCI topologies. The proposed topology is verified under dynamic loading conditions, and the results are presented, considering a 600 W laboratory prototype model.

Keywords: boost inverter; reduced component; cascaded; five-level

1. Introduction

Distributed power generation increases every day because of the increasing electricity demand. The power electronics interface is major equipment that can support producing highly reliable and efficient power generation. However, the cost of the power electronics interfaces is high, and it operates in two-stage power conversion [\[1\]](#page-10-0). The multilevel inverters (MLIs) are well-matured and promising power converter technology. The MLIs are widely used in several applications such as AC drives, large-scale grid-tied PV or wind systems, heavy track electric vehicles, etc. However, the conventional MLIs have several drawbacks such as a high component count, multiple DC sources and voltage balancing problems in DC-link capacitors. The continuous effort and contribution to research yield new promising power converter topologies that are highly efficient for broad applications, including distributed power generation. In recent years, switched-capacitor multilevel inverter (SCMLIs) topologies with boosting abilities are quite famous due to their features such as self-voltage balancing, high voltage gain and reduction in power components [\[2\]](#page-10-1). The studies [\[3](#page-10-2)[–5\]](#page-10-3) propose a new five-level switched-capacitor inverter topology. The voltage gain of these topologies is two times higher than the input voltage (*vin*). However, the total power component count is high, and the source current will be high during the capacitor charging current, which limits the several applications including the PV system. Further, these SCMLI topologies require high current rating switches and DC sources to charge the capacitor [\[6\]](#page-11-0), and this is a remarkable drawback of SCMLI topologies. To suppress the high charging current (also known as inrush current), the current limiting component can be used between the DC source and switched-capacitors (SCs). Here, the inductor is used as a current limiting component and can act as a boost converter with a combination of switches and SCs. Moreover, the design of the current limiting inductor is not yet well defined and the validation of inverter with current limiting inductor is still under study. Several studies have taken an alternative approach in their research: In [\[7\]](#page-11-1), the cascaded H-bridge, MLI is presented with a front DC/DC boost converter for each module. Each module required the addition of a full bridge in the capacitor, inductor

Citation: Mohamed Ali, J.S.; Almakhles, D. A Compact Five-Level Single-Stage Boost Inverter. *Energies* **2023**, *16*, 1181. [https://doi.org/](https://doi.org/10.3390/en16031181) [10.3390/en16031181](https://doi.org/10.3390/en16031181)

Academic Editor: Gianluca Brando

Received: 19 October 2022 Revised: 30 December 2022 Accepted: 17 January 2023 Published: 20 January 2023

Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/) $4.0/$).

and diode. So, the number of power components is high, but with reduced voltage stress. The single DC source quasi-Z-boost inverter topology is presented in $[8,9]$ $[8,9]$, with higher pology needs more power components. In fact, the components of the components of the components of the components. In the component voltage gain than [\[7\]](#page-11-1), but both topologies require a higher number of passive and active components. The integrated DC/DC converter with the inverter is proposed in $[8]$. In this study, the DC decoupling technique is used to suppress the leakage current. Moreover, this topology needs more power components. In [10], a five-level diode-clamped inverter topology with a boost converter circuit is recommended for AC load. The boost circuit is combined with an auxiliary component to balance the DC-link capacitor. A dual-mode interleaved multilevel inverter is presented in [\[11\]](#page-11-5). The topology operates in buck and inductor reduces the charging current, and the charging current, and the charging current, and the charging current of the charging cu boost mode, but the number of passive and active components is high. More than five-level boost mode, but the number of passive and active components is high. More than nve-lever output waveforms are generated with switched capacitor circuits [\[12](#page-11-6)[,13\]](#page-11-7). Moreover, in [\[12\]](#page-11-6), the inductor reduces the charging current, and the $[13]$ produces an asymmetrical output voltage waveform which produces a high total harmonic distortion and leads to a complex filter design. Another topology with a single DC source and less passive component is proposed in [\[14\]](#page-11-8), but this topology needs more active devices and a complex pulse generation scheme. Cassiano et al. developed a new SC-based five-level inverter topology which has the voltage boosting ability [\[15\]](#page-11-9). However, the suppression of the high capacitor $\frac{1}{10}$ charging current is not discussed and the required number of active switches are high. Another five-level, grid-tied inverter without voltage boosting ability is presented in [\[16\]](#page-11-10) with common ground to suppress the leakage current.

The existing topologies have various drawbacks, such as drawing high input current, increasing the DC source count, and increasing passive components and semiconductor devices count. Furthermore, the proposed topology can extend "n" by a simple cascading of the basic unit. Figure [1a](#page-2-0) presents the typical schematic of the DC microgrid. The various power sources with regulated outputs are connected to the bipolar DC-microgrid
(0 V-100–200 V). Further, to connect with AC applications, the inverter with boost converter (0 V–100–200 V). Further, to connect with AC applications, the inverter with boost converter is necessary. This paper introduces a new single-stage boost inverter, as shown in Figure [1b](#page-2-0), necessary. This paper introduces a new single-stage boost inverter, as shown in Figure 1b, with a reduced component count, which overcomes the existing topologies drawbacks as with a reduced component count, which overcomes the existing topologies drawbacks as discussed above. discussed above.

Figure 1. *Cont*.

Figure 1. (a) Schematic diagram of microgrid system for small scale DES; (b) proposed 5L-SB in-**Figure 1.** (**a**) Schematic diagram of microgrid system for small scale DES; (**b**) proposed 5L-SB inverter topology (L—inductor, D—diode, C—capacitor, v_{in} —input voltage, v_{o} —output voltage, S_{β} S_1 - S_5 , S_B —switches).

2. Proposed 5L-Single Stage-Boost Inverter (SBI) Topology

2.1. Description of Proposed Topology

The proposed 5L-SBI topology is shown in Figure [1b](#page-2-0). It uses one capacitor, inductor,
 and uses a single DC source that is connected to series with the SC. One end of the inductor is connected to the mid-point of the DC source and SC in the proposed topology, whereas the other is connected to the switch S_B . The boost switch (S_B) works independently and the total distribution of the mid-point of the DC source and SC in the proposed to the DC source and SC in the proposed to the proposed to the proposed to the proposed to the source of the proposed to the switch. However, both switches can be used, and there are no changes in the performance of the inverter. diode, and seven switches to generate the 5L output voltage with a double voltage gain, can be controlled by changing the duty cycle (d). The S_5 is a bidirectional switch, and it can

p endently and can be controlled by changing the duty cycle (d). The S5 is a bidirectional cycle (d) is a bid *2.2. Steady-State Operation*

E. Steary state operation
Each mode of operation for five-level is depicted in Figure [2a](#page-3-0)–e. In each mode of $\frac{1}{2}$ be used, and the performance of the correlation of the other switches, which is one of the advantages operation, the S_B is independent of the other switches, which is one of the advantages of the proposed topology. The switch S₅ is turned on and off for both ± 1 st level, and S1 the turned on both +1st, +2nd and -1 st, -2 nd level. The switch S_B is adjusted to meet switch is combined with the inverter switching sequence, which is complex to the precious voltage regulation. and S2 switches are turned on the +2nd and −2nd level, respectively, but the S3 and S4 the load requirement during source voltage variation. In [\[14\]](#page-11-8), the duty cycle of the boost

Level +1: As shown in Figure 2a, the inductor is charging during the S_B turned ON and I is equal to inductor voltage $V_C = V_L$. Simultaneously, the switches S_5 and S_3 are turned on to tap the capacitor voltage across the load. discharge when the S_B is turned OFF and charge the capacitor C, i.e., the capacitor voltage

Level +2: During the positive half cycle second level, the S_B is operated separately i.e., irrespective of S_B operation, the switches S₂ and S₃ are turned on to produce the sum of the v_{in} + V_C across the load, as shown in Figure [2b](#page-3-0).

eration and the inductor continuously charges and discharges to charge the capacitor. Simultaneously, the switches S_2 and S_4 are turned ON to produce the zero level as illusvoltated in Figure 2c. *Level 0:* As discussed earlier, the boost operation is independent to the inverter optrated in Figure 2c.

during the S_B is turned ON and discharges when the S_B is turned OFF and charges the capacitor C, i.e., the capacitor voltage is equal to inductor voltage $V_C = V_L$. Simultaneously, the switches S₅ and S₄ are turned on to tap the source voltage across the load i.e., $v_o = v_{in}$. *Level* −*1:* As shown in Figure [2d](#page-3-0), in first negative half cycle, the inductor charges

Figure 2. Modes of operation of proposed 5L-SB inverter topology with inductor charging and **Figure 2.** Modes of operation of proposed 5L-SB inverter topology with inductor charging and discharging for (a) +Level -1, (b) +Level -2, (c) Zero level, (d)-Level -1, (e) -Level -2. (*v*L-inductor voltage, *i*L-inductor current, L—inductor, D—diode, C—capacitor, *vin*—input voltage, $v_{\rm o}$ —output voltage, S₁-S₅, S_B—switches).

2.3. Analysis and Design of Passive Components

Given that the proposed inverter topology operates in a symmetric output voltage waveform, the duty cycle of the S_B is kept at 50%, which gives two times voltage gain. Further, by operating at 50% of the duty cycle, the voltage stress on the capacitor is reduced to 50%. Figure [2](#page-3-0) shows that the capacitor charged to $(v_0 - v_{in})$ through the inductor (*L*). The mathematical expression for the various current and voltage parameters is given as follows: The maximum output voltage is two times higher than the input voltage, and the corresponding voltage gain (*G*) is given in Equation (1). Because the load is resistiveinductive, the output voltage is obtained from Equation (2)

$$
G = Mv_{in}/(1-d) = 2Mv_{in} \tag{1}
$$

$$
v_o = R_o i_o + L_o(di_o/dt)
$$
 (2)

where *M* is the modulation index of the inverter, and *d*- is the duty cycle. The average current of the inductor is zero at steady-state conditions. So, the capacitor voltage is given in Equation (3)

$$
V_C = v_o - v_{in} \tag{3}
$$

Due to variation in the duty cycle, the voltage across the capacitor also varies, and it can be obtained from Equation (4)

$$
V_C = (v_{in}/(1-d)) - v_{in}
$$
 (4)

Here, it is worth mentioning that the capacitor voltage is reduced to 50% compared to a conventional boost DC/DC converter. The current flow of the inductor at 50% of the duty cycle, the average power (*Pavg*) flowing into the *C* is

$$
P_{C,avg} = 0.5 \times i_L \times v_{in}
$$
\n⁽⁵⁾

The inductor and capacitor ripple voltage is

$$
\Delta V_C = \frac{0.5(v_o - v_{in})}{R_o f_s C}
$$
\n(6)

$$
\Delta i_L = \frac{v_o d(1-d)}{f_s L} = \frac{0.25 \times v_o}{f_s L} \tag{7}
$$

Existing SCMLI topologies suffer due to a high charging current, also known as inrush current. To avoid the high charging current, the inductor is inserted between the DC source and capacitors.

The series connection of the capacitor to the source leads to producing pulsated DC current, and the source RMS current (*iSou,rms*) is a sum of the capacitor RMS current (*iC,rms*) and inductor RMS current (*iL,rms*).

$$
i_{Sou,rms} = i_{L,rms} \tag{8}
$$

$$
i_{Sou,rms} = i_o \left(\frac{1}{1-d}\right) = 2i_o \tag{9}
$$

Further, the stress on the boost switch (S_B) is given in Equation (10)

$$
i_{SB} = \left(\frac{i_o}{1-d}\right) + \left(\frac{\Delta i_L}{2}\right) = (2i_o + 0.5\Delta i_L)
$$
\n(10)

It is confirmed that the maximum current stress across the circuit has not exceeded two times the load current (*isou* = 2*io*) with voltage boosting, but in the case of the SCMLI topologies, the inrush current is $5v_{in} > v_{in}$. The pulse generation scheme is shown in

Figure 3. In this *reference signal (vref)* is compared with triangle carrier signals *(vtr1*, *vtr2) for* Figure 5. In this *reference signal* (v_{ref}) is compared with tri[an](#page-5-0)gle carrier signals (v_{tr1} , v_{tr2}) for
inverter operation, and constant signal (v_{con}) for boost operation. The v_{con} compared output is given to the S_B , and the rest of the comparator output is given to the inverter operation.

Figure 3. Pulse Width Modulation Scheme (v_{tr1} , v_{tr2} —Triangle carrier signal, v_{ref} —reference signal, v_{con} —constant signal, v_{max} —maximum voltage, v —amplitude, t—time scale for one cycle (20 ms)).

2.4. Cascaded Extension

2.4. The proposed topology can be extended to the *A* Thumber by cascading each module,
as shown in Figure [4a](#page-6-0). The cascaded topology has symmetric DC source magnitude i.e., $v_1 = v_2 = v_3 = \ldots = v_n = v_{in}$. The proposed cascaded topology produces a higher voltage level
than the cascaded H-bridge (CHB) topology in a symmetric configuration. The proposed topology can be configured in an asymmetric configuration by keeping the non-symmetric DC source magnitude. Here, the voltage gains and determination of the magnitude of the
DC source are obtained from Equations (11)–(13). The proposed topology can be extended to the "*n*" number by cascading each module, than the cascaded H-bridge (CHB) topology in a symmetric configuration. The proposed DC source are obtained from Equations (11)–(13).

$$
v_1 = v_{in}, v_2 = 5v_{in}, \dots, v_n = 5^{n-1}v_{in}
$$
 (11)

$$
N_{Level} = 5^n \tag{12}
$$

$$
G = 2\sum_{x=1}^{n} (v_1 + v_2 + v_3 + \ldots + v_x)v_{in} = 2v_{in}\sum_{i=1}^{n} v_i
$$
\n(13)

Figure 4. Extended Structures of proposed topology (a) cascaded extension and (b) 3 φ -extension. $(L_n$ —inductor, D_n —diode C_n —capacitor, v_n —input voltage v_o , n—output voltage, $S_{n,1}$ - $S_{n,5}$, $S_{n,B}$
—switches where $n = 1, 2, 3$ switches, where n=1,2,3…). **Figure 4.** Extended Structures of proposed topology (**a**) cascaded extension and (**b**) 3φ- extension. —switches, where $n = 1,2,3...$).

2.5. 3φ(Three Phase)-Extension

Another advantage of the proposed topology is it can be extended as a 5φ inverter, as
shown in Figure [4b](#page-6-0). Further, the required number of switches, driver circuits and passive components are given in Table 1. Another advantage of the proposed topology is it can be extended as a 3φ inverter, as

as shown in Figure 4b. Further, the required number circuits and passed number circuit Table 1. Comparison of proposed topology and [\[14\]](#page-11-8).

3. Results and Discussions

2vin The proposed topology's performance and feasibility were simulated, and the prototype model was developed for 600 W. The simulation results show that the proposed
topology cain is two times higher than the v , with a lagging nover factor of 0.85, and the topology gain is two times higher than the v_{in} with a lagging power factor of 0.85, and the capacitor current is limited to 5 A. Here, it is worth mentioning that the source current is minimized in 5L-SBI, whereas in SCMLI topologies, the i_C is five times higher than the i_o . corresponding waveforms are shown in Figure [5.](#page-7-0) The maximum source current is 8 A. The

The input voltage of 100 V is taken from the 200 V/100 A three-phase rectifier unit, and the output voltage is 200 V/50 Hz. The variable resistor and inductor coil is used as a load. The Texas instrument TMS320F28739D is used to generate the gate pulses.

Figure 5. Simulation results for $R = 50 \Omega$ and $L = 100 \text{ mH}$.

The capacitor PG-6DI is used at 150 V/470 µF and a ferrite core type inductor with a The capacitor PG-6DI is used at 150 V/470 µF and a ferrite core type inductor with a value of 2 mH for both simulation and prototype. The SKM75GB63D Semikron IGBTs are used, and the gating signals are driven by TLP 250. The power diode MUR1520G is used. The switching frequency is 20 kHz, and the fundamental frequency is 50 Hz. However, this type of circuit suffers from the pulsated DC source current due to the series connection of the capacitor. The experimental results are shown in [Fig](#page-8-0)ure 6. In Figure 6, the output voltage and current are measured. Because the 5L-SBI is a boost-type inverter, it is necessary to measure the voltage and current of the inductor, as presented in Figure [6a](#page-8-0). It confirms that the inductor voltage is equal to the source voltage. used, and the ganity signals are driven by TLP 250. The power diode MUR1520G is

Figure 6. *Cont*.

The result of transient operation during the load changing from unity (R = 100 Ω) to The result of transient operation during the load changing from unity $(R = 100 \Omega)$ to non-unity ($R = 50 \Omega$ to $L = 100$ mH) power factor (0.85) is shown in Figure [6b](#page-8-0). It is demonstrated that the load voltage is not deteriorating, and the current is exhibiting dynamic performance. The maximum output power is 592 W in simulation and 580 W in experimental results for the unity power factor. The variation in the modulation index is shown in Figure [6c](#page-8-0). It is apparent that the magnitude of the voltage is changing, and its corresponding current amplitude is varied. The modulation index virtually does not have any influence on the capacitor operations. Therefore, the proposed topology is more suitable for any dynamic load application. The sudden change in source voltage further suitable for any dynamic load application. The sudden enarge in source voltage further validates the effectiveness of the circuit, and the measured results are shown in Figure [6d](#page-8-0). vandates the encenventess of the encar, and the measured results are shown
Once again, the results show a good outcome of the proposed topology.

The power loss distribution and efficiency of the proposed topology are presented in Figure 7a,b, and the scaled-down prototype is shown in Figure 7c. Here, simulation
officionary and power loss distribution for each component are calculated using PLECS efficiency and power loss distribution for each component are calculated using PLECS simulation software. The maximum simulation efficiency is 98.3%, and the experimental efficiency is ~97.0% for a 600 W load. Upon initial examination, the proposed topology appears to be a straightforward integrated boost inverter. Therefore, it is necessary to
chous the advantage of the proposed topology over other recent $\overline{5}$ l boot inverters. Table 2 show the advantage of the proposed topology over other recent 5L boost inverters. Table [2](#page-10-4) show the advantage of the proposed topology over other recent 5L boost inverters. Table 2
shows a detailed comparison with respect to the components, and obviously, the proposed topology is superior to the other topologies presented in the literature.

Figure 7. The proposed 5L-SDBI @ 600 W (a) power loss distribution, (b) the efficiency curve, and (**c**) prototype model. (S₁-S₅, S_B—Switches, L/C/D— Inductor/Capacitor/Diode, RL—Resistive -Inductive).

Top.	$N_{\rm Switch}$	N Driver	$N_{\rm Diode}$	N_{Cap}	N _{DCS}	N_{Ind}	TC	Charging
$[3]$	⇁		◠	◠		-	19	Hard
$[4] % \includegraphics[width=0.9\columnwidth]{figures/fig_4} \caption{A graph shows a function of the parameter \Omega and the parameter \Omega for the parameter [5] % \includegraphics[width=0.9\columnwidth]{figures/fig_1a} \caption{Schematic diagram of the top of the top of the top of the right.} \label{fig:1} %$							18	Hard
	9	Q					23	Hard
	10	10					28	Soft
[8]							26	Soft
$^{[9]}$							27	Soft
$[10]$	12	12					36	Soft
$[11]$		a					23	Soft
$\lceil 12 \rceil$	9	Q					25	Hard
$[13]$	12	11					32	Soft
$[14]$	Q						20	Soft
Pro.		h					17	Soft

Table 2. Comparison of proposed 5L-SBI with other boost type inverters.

4. Conclusions

A new, five-level inverter topology with voltage boosting was presented, and the topology adopted the soft charging technique. Brief theoretical analyses were discussed, and the same is validated by using simulation and experimental setup. The results verified that the proposed topology generated the five-level output voltage with voltage boosting. Further, the soft charging technique confirms the suppression of the inrush current in the proposed topology, which is a major problem in recent SCMLI circuits. Moreover, the number of components count is less than the other recent topology. The proposed DC microgrid architecture has constant DC voltage, where there are no major variations in the duty cycle. Therefore, the proposed 5L-SBI is the best candidate for DC/AC power conversion in AC microgrid applications.

Author Contributions: Conceptualization, J.S.M.A.; methodology, D.A. and J.S.M.A.; software, D.A. and J.S.M.A.; validation, J.S.M.A.; formal analysis, J.S.M.A. investigation, D.A.; resources, J.S.M.A. and D.A.; data curation, D.A.; writing–original draft preparation, J.S.M.A.; writing–review and editing, J.S.M.A.; supervision, J.S.M.A. and D.A.; project administration, D.A. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: All data generated or analyzed during this study are included in this article.

Acknowledgments: The authors would like to acknowledge the support of Prince Sultan University for paying the Article Processing Charges (APC) of this publication.

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. Daher, S.; Schmid, J.; Antunes, F.L.M. Multilevel Inverter Topologies for Stand-Alone PV Systems. *IEEE Trans. Ind. Electron.* **2008**, *55*, 2703–2712. [\[CrossRef\]](http://doi.org/10.1109/TIE.2008.922601)
- 2. Sathik, M.J.; Vijayakumar, K. An assessment of recent multilevel inverter topologies with reduced power electronics components for renewable applications. *Renew. Sustain. Energy Rev.* **2018**, *82*, 3379–3399.
- 3. Ali, J.S.; Sandeep, N.; Almakhles, D.; Yaragatti, U.R. A Five-Level Boosting Inverter for PV Application. *IEEE J. Emerg. Sel. Top. Power Electron.* **2020**, *9*, 5016–5025. [\[CrossRef\]](http://doi.org/10.1109/JESTPE.2020.3046786)
- 4. Saeedian, M.; Hosseini, S.M.; Adabi, J. A Five-Level Step-Up Module for Multilevel Inverters: Topology, Modulation Strategy, and Implementation. *IEEE J. Emerg. Sel. Top. Power Electron.* **2018**, *6*, 2215–2226. [\[CrossRef\]](http://doi.org/10.1109/JESTPE.2018.2819498)
- 5. Wang, H.; Kou, L.; Liu, Y.-F.; Sen, P. A seven-switch five-level active neutral-point-clamped converter and its optimal modulation strategy. *IEEE Trans. Power Electron.* **2017**, *32*, 5146–5161. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2016.2614265)
- 6. Sathik, M.J.; Almakhles, D.J.; Sandeep, N.; Siddique, M.D. Experimental validation of new self-voltage balanced 9L-ANPC inverter for photovoltaic applications. *Sci Rep.* **2021**, *11*, 5067–5080. [\[CrossRef\]](http://doi.org/10.1038/s41598-021-84531-z) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/33658562)
- 7. Wu, F.; Li, X.; Feng, F.; Gooi, H.B. Multi-topology-Mode Grid-Connected Inverter to Improve Comprehensive Performance of Renewable Energy Source Generation System. *IEEE Trans. Power Electron.* **2017**, *32*, 3623–3633. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2016.2589974)
- 8. Ho, A.; Chun, T. Single-Phase Modified Quasi-Z-Source Cascaded Hybrid Five-Level Inverter. *IEEE Trans. Ind. Electron.* **2018**, *65*, 5125–5134. [\[CrossRef\]](http://doi.org/10.1109/TIE.2017.2779419)
- 9. Nguyen, M.; Tran, T. Quasi Cascaded H-Bridge Five-Level Boost Inverter. *IEEE Trans. Ind. Electron.* **2017**, *64*, 8525–8533. [\[CrossRef\]](http://doi.org/10.1109/TIE.2017.2701770)
- 10. Abdullah, R.; Rahim, N.A.; Raihan, S.R.S.; Ahmad, A.Z. Five-Level Diode-Clamped Inverter with Three-Level Boost Converter. *IEEE Trans. Ind. Electron.* **2014**, *61*, 5155–5163. [\[CrossRef\]](http://doi.org/10.1109/TIE.2013.2297315)
- 11. Anurag, A.; Deshmukh, N.; Maguluri, A.; Anand, S. Integrated DC-DC Converter Based Grid-Connected Transformerless Photovoltaic Inverter with Extended Input Voltage Range. *IEEE Trans. Power Electron.* **2018**, *33*, 8322–8330. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2017.2779144)
- 12. Jahan, H.K.; Abapour, M.; Zare, K. Switched-Capacitor-Based Single-Source Cascaded H-Bridge Multilevel Inverter Featuring Boosting Ability. *IEEE Trans. Power Electron.* **2019**, *34*, 1113–1124. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2018.2830401)
- 13. Dhara, S.; Sekhar, V.T.S. A Nine-Level Transformerless Boost Inverter with Leakage Current Reduction and Fractional Direct Power Transfer Capability for PV Applications. *IEEE J. Emerg. Sel. Top. Power Electron.* **2021**, *10*, 7938–7949. [\[CrossRef\]](http://doi.org/10.1109/JESTPE.2021.3074701)
- 14. Lee, S.S.; Lim, C.S.; Siwakoti, Y.P.; Lee, K. Dual-T-Type Five-Level Cascaded Multilevel Inverter with Double Voltage Boosting Gain. *IEEE Trans. Power Electron.* **2020**, *35*, 9522–9529. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2020.2973666)
- 15. Rech, C.; Castiblanco, W.A.P. Five-Level Switched-Capacitor ANPC Inverter with Output Voltage Boosting Capability. *IEEE Trans. Ind. Electron.* **2023**, *70*, 29–38. [\[CrossRef\]](http://doi.org/10.1109/TIE.2022.3148756)
- 16. Sarebanzadeh, M.; Hosseinzadeh, M.A.; Garcia, C.; Babaei, E.; Jolfaei, A.; Rodriguez, J.; Kennel, R. A New Five-Level Grid-Connected PV Inverter Topology Controlled by Model Predictive. In Proceedings of the IECON 2022—48th Annual Conference of the IEEE Industrial Electronics Society, Brussels, Belgium, 17–20 October 2022; pp. 1–6. [\[CrossRef\]](http://doi.org/10.1109/IECON49645.2022.9968739)

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.