



**Hsien-Chie Cheng 1,\*, Siang-Yu Lin <sup>1</sup> and Yan-Cheng Liu 1,2**

- <sup>1</sup> Department of Aerospace and Systems Engineering, Feng Chia University, Taichung 407, Taiwan; ytalanben44556@gmail.com (S.-Y.L.); P0700100@o365.fcu.edu.tw (Y.-C.L.)
- <sup>2</sup> Ph.D Program of Mechanical and Aeronautical Engineering, Feng Chia University, Taichung 407, Taiwan
- **\*** Correspondence: hccheng@fcu.edu.tw

**Abstract:** This study introduces an effective and efficient dynamic electro-thermal coupling analysis (ETCA) approach to explore the electro-thermal behavior of a three-phase power metal–oxide– semiconductor field-effect transistor (MOSFET) inverter for brushless direct current motor drive under natural and forced convection during a six-step operation. This coupling analysis integrates three-dimensional electromagnetic simulation for parasitic parameter extraction, simplified equivalent circuit simulation for power loss calculation, and a compact Foster thermal network model for junction temperature prediction, constructed through parametric transient computational fluid dynamics (CFD) thermal analysis. In the proposed ETCA approach, the interactions between the junction temperature and the power losses (conduction and switching losses) and between the parasitics and the switching transients and power losses are all accounted for. The proposed Foster thermal network model and ETCA approach are validated with the CFD thermal analysis and the standard ETCA approach, respectively. The analysis results demonstrate how the proposed models can be used as an effective and efficient means of analysis to characterize the system-level electro-thermal performance of a three-phase bridge inverter.

check for<br>**updates** 

**Citation:** Cheng, H.-C.; Lin, S.-Y.; Liu, Y.-C. Transient Electro-Thermal Coupled Modeling of Three-Phase Power MOSFET Inverter during Load Cycles. *Materials* **2021**, *14*, 5427. <https://doi.org/10.3390/ma14185427>

Academic Editor: Kuo-Ning Chiang

Received: 22 June 2021 Accepted: 14 September 2021 Published: 19 September 2021

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:/[/](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/)  $4.0/$ ).

**Keywords:** electro-thermal coupling analysis; power MOSFET inverter; power loss; circuit simulation; computational fluid dynamics; Foster thermal network

### **1. Introduction**

Power electronics are widely used as powertrain components in the increasingly popular electric vehicles (EVs) and hybrid EVs, such as in electronic switches, converters, and inverters, to control and regulate electricity. In particular, three-phase voltage source inverters applied to control three-phase asynchronous induction motors are widely used in alternating current (AC) motor drives. Power semiconductors/modules inside inverters are the most crucial devices controlling the power conversion efficiency. In response to the urgent need for high-performance power conversion applications, the power semiconductor industry has recently seen rapid technological developments, such as insulated-gate bipolar transistors (IGBTs) [\[1,](#page-16-0)[2\]](#page-16-1), metal-oxide semiconductor field effect transistors (MOSFETs) [\[3](#page-16-2)[,4\]](#page-16-3), and even wide bandgap (WBG) silicon carbide (SiC) [\[5](#page-16-4)[,6\]](#page-16-5) and gallium nitride (GaN) power devices [\[7\]](#page-16-6). In contrast to IGBTs, MOSFETs comprise a number of advantageous features, such as a higher switching frequency and lower switching loss; accordingly, they have been used in a wide range of industrial applications, such as converters and inverters.

Power devices unavoidably result in great losses in power during operation, including conduction losses resulting from the on-state resistance and switching losses stemming from simultaneous current and voltage waveforms and the influence of input/output capacitances and inductances. The trend for high power and downsizing in power devices is likely to bring about high power densities [\[8\]](#page-16-7) and thus great power losses. Furthermore, a high power loss together with extreme operating conditions may potentially give rise to a high device junction temperature [\[6,](#page-16-5)[7\]](#page-16-6), which can cause various thermal and mechanical

challenges, such as thermal instability and even unreliability in terms of thermal fatigue. For example, as a result of increased phonon concentration and lattice scattering, a high device junction temperature may lower the carrier mobility and thus raise the temperaturesensitive on-state resistance, which, in turn, increases the conduction loss and further elevates the device junction temperature. This process may, in the worst case, trigger thermal runaway reactions, ultimately leading to device breakdown. As well as this, a high device junction temperature can deteriorate the electrical performance and even be detrimental to the thermal–mechanical reliability of power devices (see, e.g., [\[5,](#page-16-4)[9](#page-16-8)[,10\]](#page-16-9)). Hence, the temperature is one of the most important issues for power device applications. In order to ensure the safe and normal operation of power devices, the device junction temperature should be operated below the nominal rated temperature [\[11\]](#page-16-10).

Pulse width modulation (PWM) three-phase bridge inverters are used in AC motor drive systems to convert the direct current (DC) power of batteries to a three-phase AC output with variable frequency and voltage for speed control. In conjunction with the high power density trend in power electronics, the wide variation in the frequency and phase current during load cycles can drive the device junction temperature beyond the temperature limit of power electronics, i.e., the maximum junction temperature rating, which would cause damage to or the failure of the inverters. Thus, there is a critical need for a more thorough comprehension of the thermal behavior of the power devices of inverters during operation. Before looking into the thermal issues of the inverters, a more in-depth understanding of their switching characteristics and power losses during load cycles is required. Several studies have reported that, in addition to supply voltage and gate resistance in the current loop, parasitic parameters are highly susceptible to the ringing and overshoots in the switching transients and, thus, can impact the switching loss [\[4,](#page-16-3)[12](#page-16-11)[,13\]](#page-16-12). For example, Cheng et al. [\[4\]](#page-16-3) explored the switching characteristics and power losses of a silicon (Si) power MOSFET packaged in SOT-227 and a three-phase MOSFET bridge inverter during a switching operation in an effective compact circuit simulation model. They found that parasitic parameters have a considerable influence on the switching loss because of their effect on the switching waveform and speed. In addition to the parasitic effect, temperature also plays an important role in the switching and conduction losses of power devices (see, e.g., [\[1](#page-16-0)[,14\]](#page-17-0)). The device junction temperature during load cycles greatly influences the switching transients and power losses of power devices, which are, in turn, highly dependent on their device junction temperatures and parasitics. Thus, an accurate understanding of electromagnetic and dynamic electro-thermal (ET) coupled behaviors over a long-term operation is crucial for the safe operation of power components and systems.

According to previous studies from the literature, there have been extensive efforts heavily focused on the component-level exploration of the electromagnetic (EM), switching (power loss), and thermal behaviors (see, e.g., [\[2](#page-16-1)[,15](#page-17-1)[–19\]](#page-17-2), but very limited work has been done on the system level, such as on three-phase bridge inverters. Heat generation in a three-phase inverter fluctuates at two widely different frequencies: the load current modulation frequency at the level of tens to hundreds of Hz and the switching frequency at the level of 10–100 kHz, where the switching time is only about a few hundred nanoseconds. Precisely modeling the PWM and switching events so as to thoroughly capture the switching transients and power losses of the three-phase inverter during the six-step operation requires an extremely small time step and thus enormous computing time. The problem becomes even more severe for high-operation-frequency applications. Moreover, the device junction temperature generally needs between hundreds and thousands of seconds to reach a steady state, depending on the thermal time constant. Directly coupling the electrical circuit analysis with three-dimensional (3D) transient computational fluid dynamics (CFD) thermal analysis to calculate the ET coupled behavior presents a great computational challenge because of limitations on storage space and computational power. In the literature, the problem has been successfully eased using resistance–capacitance (RC) thermal networks [\[20](#page-17-3)[–22\]](#page-17-4), such as Foster and Cauer networks, instead of directly carrying

out the CFD thermal analysis. RC thermal networks can be an effective and favorable Favorable means for junction temperature estimation due to their unparalleled computational effi-efficiency and flexibility for both thermal and electrical models [\[22\]](#page-17-4). A direct coupling of the detailed circuit simulation model and an RC thermal network model forms the so-called standard ET coupling analysis (ETCA) approach [23-[27\]](#page-17-6). The standard ETCA approach still  $\frac{1}{10}$  cannot fully address the circuit simulation difficulty in the two widely different frequencies, which even makes it impossible to explore the ET coupled behavior of the three-phase PWM inverter in a long-term operation. Accordingly, a more effective approach that can ameliorate the circuit simulation difficulty is critical needed. Reichl et al. [\[23\]](#page-17-5) attempted to improve the computational efficiency of the standard ETCA approach using a fourstep iterative process and an average dissipated power over an electrical cycle. Later on, Reichl et al. [\[28\]](#page-17-7) alternatively presented a full 3D multilayer and multichip thermal component model with asymmetrical power distributions for dynamic ET simulation, where the 3D heat conduction equation is solved using finite difference methods, and the thermal component model is parameterized in terms of structural and material properties to facilitate the development of a library of component models for any available power module. It has been found, however, that the circuit simulation difficulty still cannot be removed. Accordingly, this study proposes a more effective and efficient dynamic ETCA approach, in which a simplified equivalent circuit simulation model is developed and fully coupled with a Foster thermal network model to account for the effect of the instantaneous junction temperature on the instantaneous power losses (switching and conduction). The proposed, simplified equivalent circuit simulation model can address the computational difficulty associated with the two significantly different frequencies and, therefore, can greatly reduce the computational cost and make the multi-temporal and long-term ETCA of a power conversion system much more feasible. In addition, to address the effects of parasitics on the switching transients and power losses, the proposed ETCA approach can be integrated with a 3D EM model. The proposed ETCA approach is demonstrated through the estimation of the ET coupled behavior of a voltage source three-phase bridge M[OS](#page-2-0)FET inverter (see Figure 1) for brushless DC (BLDC) motor drive under natural and forced convection during a six-step operation. The established Foster thermal network model and the proposed ETCA approach are validated using CFD thermal analysis and the standard ETCA approach, respectively.

power. In the literature, the problem has been successfully eased using resistance–capac-

<span id="page-2-0"></span>

Figure 1. (a) Three-phase bridge inverter and (b) power MOSFET module and explosive view. **Figure 1.** (**a**) Three-phase bridge inverter and (**b**) power MOSFET module and explosive view.

# 2. Three-Phase MOSFET Bridge Inverter **2. Three-Phase MOSFET Bridge Inverter**

The voltage source three-phase bridge inverter, which transforms DC power from a The voltage source three-phase bridge inverter, which transforms DC power from a DC source into AC power for an AC load, is shown in Figure 1a. It comprises three parallel DC source into AC power for an AC load, is shown in Figure [1a](#page-2-0). It comprises three parallel legs for phases a, b, c, and each of them contains two semiconductor switches (100 V and legs for phases a, b, c, and each of them contains two semiconductor switches (100 V and 350 A SOT-227 power MOSFET modules, as illustrated in Figure 1b): one at the upper side 350 A SOT-227 power MOSFET modules, as illustrated in Figure [1b](#page-2-0)): one at the upper side and the other at the lower side. These two switches in each leg are complimentarily side and the other at the lower side. These two switches in each leg are complimentarily ated. In total, there are six switches (S1–S6) in the inverter to create a three-phase bridge operated. In total, there are six switches (S1–S6) in the inverter to create a three-phase bridge circuit with six switching arms that turn the current on and off, as displayed in Figure [2a](#page-3-0). In detail, three of these six switches (S1, S3, and S5) are connected to a highvoltage-side DC voltage (hereinafter referred to as "upper-side switches") and the others

(S2, S4, and S6) to a low-voltage one (hereinafter referred to as "lower-side switches"). These arms are linked to each other through a connection bridge. In each modulation cycle, there is an electrical cycle  $(360°)$  with six switching steps, each with a duration of 60°, creating a cyclic three-phase pattern, as depicted in Figure [2b](#page-3-0). At any commutation sequence in the six-step commutation logic, only one upper switch and one lower switch<br>cycle temped an to energies the master phase suin tinge. The temperature-oritalize' switching are turned on to energize two motor phase windings. The upper-side switches' switching dependent on the charge of the meter prince which go. The apper state switches switching<br>signals are kept discontinuously "on" (i.e., PWM "on") with a duty cycle whereas the lower-side switches' switching signals are always continuously "on" [\[29\]](#page-17-8). Thus, the upper switches are, alternatively, termed PWM power MOSFETs. The conduction sequence of one six-step commutation cycle is S1S4-S1S6-S3S6-S3S2-S5S2-S5S4, and the corresponding current states are ab, ac, bc, ba, ca, and cb.

<span id="page-3-0"></span>

Figure 2. (a) Three-phase inverter circuit with parasitic inductances and (b) six-step SWPWM signal sequence.

In order to enhance the current rating [14,30], three Si power MOSFET chips connected in parallel are embedded in the power MOSFET module. When controlling the PWM power modules, the common rectangular-wave PWM (RWPWM) technique is employed to generate a square-wave pulse via a signal generator, and a microcontroller is used to supply the gate pulses to these semiconductor switches. The current supplied to the power<br>MOSFET modules is PWM-regulated through the rapid switching on and off of these witches. The ratio of the pulse width to the total signal period is defined as the duty cycle (D). When  $D = 50\%$ , it is a square wave PWM (SWPWM). An increased duty cycle raises the electrical power supply to the semiconductor devices. The temperature-dependent supply the gate pulses to these semiconductor switches. The current supplied to the power on-state resistance and the output, transfer, and body diode characteristics of the power MOSFET module provided in the manufacturer's datasheet and also in [\[4\]](#page-16-3) are presented in Figure [3.](#page-4-0) Figure [3a](#page-4-0),d reveal that the I–V characteristics of the power MOSFET and body diode show a strong temperature coefficient.



Figure 3. Characteristics of the power MOSFET and body diode presented in the manufacturer's datasheet and also in [4]: (a) power MOSFET output characteristic; (b) power MOSFET transfer characteristic; (c) power MOSFET on-state resistance; (d) diode characteristic.

To facilitate heat dissipation, these six SOT-227 power MOSFET modules are bonded ontains one gate, one drain, and two source terminals for electrical connection. In addition, it is primarily composed of three Si power MOSFET chips; an Al<sub>2</sub>O<sub>3</sub>-based direct bonded copper (DBC) substrate; Al bond wires; bond pads made of Al metal; a Cu base plate; Cu terminal leads; three Sn-3.0Ag-0.5Cu (SAC305) solder layers for the bonding between the Si power MOSFET chips and the Cu terminal leads, between the Cu terminal leads and the DBC substrate, and between the DBC substrate and the Cu base plate; a polyphenylene sulfide (PPS) housing; and a quick-drying rubber-based adhesive applied to fill the cavity<br>between the housing and the DP*C* (Curtominal leader The newser MOSEET shine, DPC substrate, terminal leads, pads, and base plate have thicknesses of 0.33, 0.45, 0.8, 0.01, and substrate, terminal leads, pads, and base plate have thicknesses of 0.33, 0.45, 0.8, 0.01, and 2.0 (mm). The thicknesses of the three solder layers are 0.05, 0.1, and 0.1 (mm). In total, there are twelve Al wires with the same lengths and cross-sectional areas on the Al pads of onto a thick heat spreader made of aluminum (Al) metal. The power MOSFET module between the housing and the DBC/Cu terminal leads. The power MOSFET chips, DBC these three power MOSFET chips.

<span id="page-4-0"></span>(mm). In total, there are twelve  $A$  with the same lengths and cross-sectional areas with the same lengths and cross-sectional areas with the same lengths and cross-sectional areas with the same lengths areas with the sam

### **3. Power Loss Prediction**

s t clude conduction, switching, and current leakage losses and diode conduction and reverse recovery losses. The leakage current loss is typically much lower than the conduction loss at low junction temperatures [\[14\]](#page-17-0) and thus can be negligible if the junction temperature is<br>approximitation temperatures [14] and thus can be negligible if the junction temperature is  $\mu$ P<sub>P</sub><sub>P</sub><sub>P</sub><sub>C</sub><sub>p</sub> and  $P_s$ , during operation can be briefly demonstrated in the following. When power MOSFETs are switched on by the gate voltage, drain-source current flows across the resistive components, causing Joule heating and resulting in heat conduction<br>loss. For a particular switching period, the conduction loss can be calculated from the drain-source current  $I_{ds}$ , on-state resistance  $R_{ds(on)}$ , and duty cycle  $D$  as The main types of power loss generated from power MOSFETs during operation inappropriately controlled. The estimation of the conduction loss and switching loss of power loss. For a particular switching period, the conduction loss can be calculated from the

$$
P_C = \frac{D}{t_s} \int_0^{t_s} I_{ds}^2(t) R_{ds(on)}(T) dt
$$
 (1)

Since the on-state resistance has a large and positive temperature correlation, as seen in Figure [3c](#page-4-0), the conduction loss is a strong function of temperature. For modeling simplicity, an average power loss is generally utilized in computation through the application of a root-mean-square (RMS) average current (*IRMS*) during a PWM operation. For an SWPWM control technique, *Irms* is denoted as

$$
I_{rms} = I_{ds}\sqrt{D}
$$
 (2)

With the RMS average current, the corresponding conduction loss can be expressed as

$$
P_C = I_{rms}^2 R_{ds(on)}(T) \tag{3}
$$

As a result of the simultaneous rise in current, from the leakage current to the on-state current *IDS*, and fall in voltage, from the off-state voltage to the on-state voltage, power devices can induce considerable switching loss. Moreover, the PWM switching frequency has a positive and almost linear effect on the switching loss. A higher switching frequency causes a greater switching loss. As mentioned earlier, in addition to the device parameters, reverse recovery current, and gate drive current, the parasitic effect plays a significant role in the switching loss. Figure [4](#page-5-0) shows typical voltage and current transients during turn-on and turn-off periods, where  $V_{gs}$  is the gate-source voltage;  $V_{TH}$  is the threshold voltage;  $V_{gp}$  is the gate-plateau voltage;  $V_{DD}$  is the supply voltage;  $I_{peak}$  is the current spike (overshoot);  $V_{ON}$  is the conduction voltage, which is equal to  $I_{DS}R_{DS(on)}$ ;  $V_{GS}$  is the gate drive voltage; and  $V_{\text{spike}}$  is the voltage spike. The time increments  $t_2 - t_1$  and  $t_6 - t_5$  are defined as the rise time  $t_{ir}$  and fall time  $t_{if}$  of the on-state current  $I_{ds}$ , respectively, and the time increments  $t_3 - t_2$  and  $t_5 - t_4$  are defined as the fall time  $t_{vf}$  and rise time  $t_{vr}$  of the drain-source voltage  $V_{ds}$ . Accordingly, the turn-on switching period  $t_s^{on}$  is equal to  $t_3 - t_1$ , and the turn-off switching period  $t_s^{off}$  is equal to  $t_6 - t_4$ . These switching transients are largely determined by parasitic parameters, such as the gate-drain capacitance *Cgd*, the gatesource capacitance *Cgs*, the drain-source capacitance *Cds*, the drain inductance *L<sup>d</sup>* , the gate inductance *Lg*, and the source inductance *Ls* . These parasitic capacitances are closely related to the input capacitance  $C_{iss}$  ( $C_{iss} = C_{gs} + C_{gd}$ ), output capacitance  $C_{oss}$  ( $C_{oss} = C_{gd} + C_{ds}$ ), and reverse transfer capacitance  $C_{rss}$  ( $C_{rss} = C_{gd}$ ). Basically, they somewhat vary with the drain-source voltage  $V_{ds}$ , as shown in Figure [5.](#page-6-0) Finally, the switching energy loss  $E_S$  during a switching cycle is given as

$$
E_S = E_{on} + E_{off} = \int_0^{t_s^{on}} V_{ds}(t) I_{ds}(t) dt + \int_0^{t_s^{off}} V_{ds} I_{ds}(t) dt
$$
 (4)

<span id="page-5-0"></span>

Figure 4. Power MOSFET switching transient: (a) turn-on waveform and (b) turn-off waveform. **Figure 4.** Power MOSFET switching transient: (**a**) turn-on waveform and (**b**) turn-off waveform.

<span id="page-6-0"></span>

Figure 5. V<sub>ds</sub>-dependent input, output, and reverse transfer capacitances.

loss. The former is produced when the upper switches (i.e., PWM power MOSFETs) are switched off and the current passes via the complementary lower switches (i.e., freewheel-ing diodes (FWDs)) [\[31\]](#page-17-10). The body diode conduction loss  $P_C^{BD}$  across the switching period<br>*to* can be written as The body diode can also contribute to the conduction loss and reverse recovery power *t<sup>S</sup>* can be written as

$$
P_C^{BD} = \frac{1}{t_S} \int_0^{t_S} \left( V_{BD}^0 I_{BD}(t) + R_{BD}(t) I_{BD}^2(t) \right) dt \tag{5}
$$

where  $I_{BD}$  is the current passing through the body diodes,  $V_{BD}$  is the voltage of the body diodes, and  $V_{BD}^0$  and  $R_{BD}$  are the on-state zero-current voltage and resistance of the body diodes, respectively, which can be read from the diagrams in the package datasheet.<br>Furthermore, when the body diodes are switched off, the charge stored in the drain-source B E PWM power MOSFTs when they are switched on again. In fact, the reverse recovery effect is included in the power loss calculation for the upper-side switches that are turned on.  $\left(V_{BD}^0 I_{BD}(t) + R_{BD}(t) I_{BD}^2(t)\right) dt$  (5)<br>through the body diodes,  $V_{BD}$  is the voltage of the<br>the on-state zero-current voltage and resistance of the<br>nn be read from the diagrams in the package datasheet.<br>as are switched o where  $I_{BD}$  is the current passing through the body diodes,  $V_{BD}$  is the voltage of the Furthermore, when the body diodes are switched off, the charge stored in the drain-source capacitor of the FWDs must be released. The reverse recovery current is absorbed by the

### **4. EM Electro-Thermal Analysis**

#### *4.1. EM Modeling*

are generally used to depict macroscopic electromagnetism phenomena. The equations indicate that EM waves moving along a field depend on time, space, the electric field, and Maxwell's equations, consisting of a set of coupled partial differential equations, the magnetic field [\[32\]](#page-17-11):

$$
\nabla \cdot D = \overline{\rho}
$$
 (6)

$$
\nabla \cdot B = 0 \tag{7}
$$

$$
\nabla \times E = -\frac{\partial B}{\partial t} \tag{8}
$$

$$
\nabla \times H = \overline{J} + \frac{\partial D}{\partial t} \tag{9}
$$

 $H$  Here  $E$  denotes the electric displacement here of electric field density,  $E$  the electric field,  $\bar{\rho}$  the free charge density (not including the bound charge), *H* the magnetic field intensity, and  $\overline{f}$  the free current density (not including the bound where *D* denotes the electric displacement field or electric flux density, *B* the magnetic curient). Equations (1)–(4) are earlied Gauss 5 law, Gauss 5 law for magnetism, the Maxwell-<br>Faraday equation, and the Ampère circuital law. The Ampère circuital law is also known current). Equations (1)–(4) are called Gauss's law, Gauss's law for magnetism, the Maxwell– as the Maxwell–Ampère law. The left-hand side of the Ampère circuital law possesses

zero divergence due to the div–curl identity. Further expanding the divergence of the right-hand side, exchanging the derivatives, and applying Gauss's law yields:

$$
0 = \nabla \cdot (\nabla \times H) = \nabla \cdot \overline{J} + \nabla \cdot \frac{\partial D}{\partial t}
$$
 (10)

This leads to

$$
\nabla \cdot \overline{J} = -\frac{\partial \overline{\rho}}{\partial t} \tag{11}
$$

The free charge density does not vary with time (i.e.,  $\frac{\partial \overline{\rho}}{\partial t} = 0$ ) for a stable current, and thus Equation (11) can be re-expressed as

$$
\nabla \cdot \overline{J} = 0 \tag{12}
$$

Note that  $\overline{J} = \sigma E$  and  $E = -\nabla V$  based on Ohm's law. If the conductivity  $\sigma$  of the conductor material is assumed to be constant and evenly distributed, the equation governing the steady-state electric field can be derived as

$$
\nabla^2 V = 0 \tag{13}
$$

### *4.2. CFD Modeling*

The mass, momentum, and energy conservation laws are solved in the CFD analysis using finite volume method. The conservation equations, namely mass, momentum, and thermal energy, in the Cartesian coordinate system under the assumption of Newtonian, incompressible, and steady fluid can be described as

$$
\nabla \cdot \mathbf{v} = 0 \tag{14}
$$

$$
\rho \frac{\mathrm{D} \mathrm{v}}{\mathrm{D} t} = -\nabla p + \mu \nabla^2 \mathrm{v} + \rho \mathrm{g} \tag{15}
$$

$$
\rho \frac{\mathrm{D}e}{\mathrm{D}t} = -p \nabla \cdot \mathbf{v} + \nabla \cdot (k \nabla T) + \Phi \tag{16}
$$

In the above equations, v is the velocity;  $D/Dt = \partial/\partial t + (v \cdot \nabla)$ , the so-called material derivative; *p* is the pressure; *ρ* is the density;  $\mu$  is the viscosity; *g* is the gravity; *T* is the temperature; *k* is the thermal conductivity; *e* is the internal energy; and  $\Phi$  is the dissipation function, defined as

$$
\Phi = \nabla \cdot (\tau_{ij} \cdot \mathbf{v}) - (\nabla \cdot \tau_{ij}) \cdot \mathbf{v} = \tau_{ij} \frac{\partial v_i}{\partial x_j}
$$
(17)

where  $\tau_{ij}$  is the viscous stress component

$$
\tau_{ij} = \mu \left( \frac{\partial v_i}{\partial x_j} + \frac{\partial v_j}{\partial x_i} - \frac{2}{3} \frac{\partial v_k}{\partial x_k} \delta_{ij} \right)
$$
(18)

The body-force term in the Navier–Stokes equation, i.e., *ρ*g, can be neglected for natural convection.

### *4.3. Foster Thermal Network Model*

For a multiple-chip power system containing *n* power semiconductor devices, these devices will be subjected to temperature rise due to self-heating and cross-heating effects. More specifically, any chip in the module with a power dissipation *P* will undergo selfheating, causing a junction temperature rise *T<sup>j</sup>* , whereas the other devices will experience cross-heating, likewise leading to junction temperature elevation. In this work, a compact RC thermal network model in the form of a Foster network is applied for quick thermal simulation and easy implementation. The Foster network comprises a number of RC elements, where  $R$  is the thermal resistance ( $K/W$ ) and is  $C$  the thermal capacitance ( $J/K$ ). The Foster thermal network model does not have any physical meaning or represent the physical structure of power devices. In order to develop a Foster thermal network, it is necessary to obtain the transient thermal impedance curves for both the self- and crossheating responses. In the transient thermal characterization, the thermal impedance  $Z(t)$  at a time *t* is used to determine the temperature variations  $\Delta T(t)$ 

$$
Z(t) = \frac{\Delta T(t)}{P(t)} = \frac{T_j(t) - T_a}{P(t)}
$$
(19)

Using a Foster RC model, the above time-dependent thermal impedance  $Z(t)$  can be described as t  $\begin{array}{c} \uparrow \\ \downarrow \end{array}$ 

$$
Z(t) = \sum_{i=1}^{n} R_i \left( 1 - \exp(-\frac{t}{\tau_i}) \right)
$$
 (20)

where  $\tau_i(i = 1, ..., n)$  are the *i*-th time constants, equivalent to the product of  $R_iC_i$  in the Foster network. For the three-phase inverter, consisting of six switching devices, the value Foster network. For the three-phase inverter, consisting of six switching devices, the value of *n* is 6. The thermal impedance matrix of the three-phase inverter is shown below

$$
\left\{\begin{array}{c}T_1(t) \\ \vdots \\ T_n(t)\end{array}\right\} = \left[\begin{array}{ccc}Z_{11}(t) & \cdots & Z_{1n}(t) \\ \vdots & \ddots & \vdots \\ Z_{n1}(t) & \cdots & Z_{nn}(t)\end{array}\right] \left\{\begin{array}{c}P_1(t) \\ \vdots \\ P_n(t)\end{array}\right\} + \left\{\begin{array}{c}T_a \\ \vdots \\ T_a\end{array}\right\} \tag{21}
$$

where *T<sup>a</sup>* is the ambient temperature. In the thermal impedance matrix, the diagonal components, namely  $Z_{ii}$ , denote the self-heating impedance of the *i*-th switching device and<br>the off-diagonal components, namely  $Z_i$   $(i, j)$ , stand for the cross-impedance between the off-diagonal components, namely  $Z_{ij}$  ( $i \neq j$ ), stand for the cross-impedance between the *i*-th and *j*-th switching devices. The thermal impedance matrix can be established by applying a power step to the switching devices one by one and then measuring the  $\frac{1}{2}$  corresponding temperature responses of each of them. where Ta is the ambient temperature. In the thermal impedance matrix, the diagonal comwhere  $I_a$  is the ambient temperature. In the thermal impedance matrix, the diagonal

In this work, the CFD code ANSYS Icepak (ANSYS Icepak 2020R2, Canonsburg, PA, In this work, the CFD code ANSYS Icepak (ANSYS Icepak 2020R2, Canonsburg, PA, USA) was used for the transient heat transfer simulation. The ANSYS Icepak CFD 3D USA) was used for the transient heat transfer simulation. The ANSYS Icepak CFD 3D model of the three-phase inverter is presented in Figure [6.](#page-8-0) The initial power at time zero  $(t = 0)$  was set to the estimated total power loss of the inverter at room temperature  $T_a$ . Subsequently, curve fits of the simulated transient heating curves were performed to identify the parameters (i.e., R and C) and thus produce RC networks for all six of the power MOSFET switching devices in the inverter, with which the time-dependent thermal impedance matrix, as listed in Equation (21), was built. Using the characterized timedependent thermal impedance matrix, the junction temperatures of these switching devices pendent thermal impedance matrix, the junction temperatures of these switching devices can be simply estimated with given power losses. In fact, this approach implies limitations. For example, the thermal model is established based on a linear system assumption, and the accuracy of the prediction actually relies on the degrees of nonlinearity, such as convection, radiation, and temperature-dependent material nonlinearity.

<span id="page-8-0"></span>

**Figure 6.** Figure 6. CFD thermal analysis 3D model of the three-phase inverter. CFD thermal analysis 3D model of the three-phase inverter.

## **5. Electro-Thermal Coupling Analysis (ETCA)** 5. Electro-Thermal Coupling Analysis (ETCA)

The analysis flow of the proposed ETCA platform is shown in Figure 7 and comprises The analysis flow of the proposed ETCA platform is shown in Figure [7 a](#page-9-0)nd comprises three analysis layers: EM modeling, electrical simulation, and thermal analysis based on an RC thermal network model. In order to account for the temperature effect on the switching transients and even power losses (conduction and switching), the latter two analysis layers, i.e., electrical simulation and thermal analysis, are fully coupled to co-simulate the ET coupled behavior of the three-phase power MOSFET inverter. In the switching loss estimation, the parasitic capacitances are also considered  $V_{ds}$ -dependent. simulate the ET coupled behavior of the three-phase power MOSFET inverter. In the

<span id="page-9-0"></span>

Figure 7. (a) Analysis flow of the proposed ETCA model and (b) simplified equivalent circuit model. **Figure 7.** (**a**) Analysis flow of the proposed ETCA model and (**b**) simplified equivalent circuit model.

In the platform, the ETCA starts with the parasitic extraction (inductances) using In the platform, the ETCA starts with the parasitic extraction (inductances) using ANSYS® Q3D Extractor, which is followed by the CFD thermal analysis and the fitting of ANSYS® Q3D Extractor, which is followed by the CFD thermal analysis and the fitting of the simulated heating curves in the time domain to establish the Foster thermal network model. ANSYS Icepak CFD software is responsible for solving the thermal problems in model. ANSYS Icepak CFD software is responsible for solving the thermal problems in natural convection or forced convection and for deriving the transient thermal impedance natural convection or forced convection and for deriving the transient thermal impedance curves. Instead of directly and iteratively performing the CFD analysis of natural or forced convection, the developed Foster thermal network model allows a rapid estimation of the junction temperature with different power conditions. Subsequently, with the characterized parasitic inductances together with the package model, including the output and transfer characteristics of the power MOSFET device, the diode characteristics, and Vds-dependent parasitic capacitances, a detailed circuit simulation model of the three-the Vds-dependent parasitic capacitances, a detailed circuit simulation model of the threephase inverter can be developed using ANSYS Simplorer to predict the switching transients and switching loss during the six-step operation. The detailed circuit simulation model of the three-phase inverter, together with the parasitic parameters (inductances) to be be determined, is shown in Fig[ure](#page-3-0) 2a. determined, is shown in Figure 2a.

The proposed ETCA approach can be applied to improve the computational efficiency of standard ETCA. In addition to the Foster thermal network model, it incorporates a simplified equivalent circuit model, as shown in Figure [7b](#page-9-0), where the inverter switches (S1–S6) are simply modeled by resistors. The temperature-dependent equivalent electrical (S1–S6) are simply modeled by resistors. The temperature-dependent equivalent electrical resistances of the resistors (R1–R6) are used to simulate the temperature dependence of the corresponding power losses (P1–P6) of the inverter switches during the six-step operation. The power loss of each of these inverter switches is composed of the conduction and and switching losses of the power MOSFET modules and the conduction loss of the body switching losses of the power MOSFET modules and the conduction loss of the body

diodes. Once the power loss–temperature relationships of these resistors are known, the power losses of each of these inverter switches at any temperature can be readily determined, which suggests that there is no longer a need to perform a tedious and complex detailed circuit simulation to predict the temperature-dependent power losses. The established power loss–temperature relationships of these resistors are implemented in the simplified equivalent circuit model. The interactions between the Foster thermal network model and the simplified equivalent circuit model, which exchanges the power and temperature data, are fulfilled through ANSYS Simplorer as the linking layer. It is important to note that for the common 120-degree square-wave commutation, each inverter switch conducts for 120 electrical degrees in each periodic cycle, indicating that the inverter switch is turned off in the rest of the periodic cycle. The calculated power losses of these power switches during the 120 electrical degrees are averaged across the periodic cycle. In this work, the temperature-dependent power losses of these power switches during one PWM six-step commutation cycle are derived using the abovementioned detailed circuit model under different temperature conditions, and with these the equivalent electrical resistance–temperature relationship can be determined based on Ohm's law.

## **6. Results and Discussion** 6. Results and Discussion

## *6.1. Construction of Foster Thermal Network Model* 6.1. Construction of Foster Thermal Network Model

Transient CFD thermal analysis of the three-phase inverter under natural convection Transient CFD thermal analysis of the three-phase inverter under natural convection was carried out using ANSYS Icepak. Then, constant power levels were sequentially set was carried out using ANSYS Icepak. Then, constant power levels were sequentially set for each of the six switches, constituting six different power conditions. Accordingly, six for each of the six switches, constituting six different power conditions. Accordingly, six parametric transient CFD analyses under natural convection associated with these six parametric transient CFD analyses under natural convection associated with these six power conditions were performed using ANSYS Icepak and the corresponding transient power conditions were performed using ANSYS Icepak and the corresponding transient junction temperature history profiles were collected. These temperature history profiles junction temperature history profiles were collected. These temperature history profiles were further converted into transient thermal impedance curves. Two examples of the were further converted into transient thermal impedance curves. Two examples of the transient thermal impedance curves associated with  $Z_{1i}(t)$  and  $Z_{2i}(t)$  ( $i = 1, \ldots, 6$ ) are presented in Figure 8. Subsequently, these transient thermal impedance curves were used to extract the corresponding parameters in Equation (21), namely the time constants and resistances, by curve fitting in the time domain. The fit of the least squares regression analysis was outstanding, with a calculated multiple determination coefficient over 0.998, suggesting that the variation in the thermal impedance data was well-explained. Two examples of the curve-fitted values of these parameters associated with the transient thermal impedance curves  $Z_{1i}(t)$  and  $Z_{2i}(t)$  ( $i = 1, \ldots, 6$ ) shown in Figure 8 are presented in Table 1. According to Equation (21), these 36 time-dependent thermal impedance elements form the thermal impedance matrix, which was used to predict the junction temperatures of the power MOSFET chips under natural convection during load cycles. the power MOSFET chips under natural convection during load cycles.

<span id="page-10-0"></span>

**Figure 8.** Two examples of the transient thermal impedance curves: (a)  $Z_{1i}(t)$ ,  $i = 1, ...$  6 and (b)  $Z_{2i}(t)$ ,  $i = 1, ...$  6.

	$Z_{11}$	$Z_{12}$	$Z_{13}$	$Z_{14}$	$Z_{15}$	$Z_{16}$
$R_i$	1.82	1.211	1.199	1.173	1.147	1.137
$\tau_i$	1151	1605	1629	1678	1730	1749
	$Z_{21}$	$Z_{22}$	$Z_{23}$	$Z_{24}$	$Z_{25}$	$Z_{26}$
$R_i$	1.207	1.791	1.175	1.213	1.139	1.153
$\tau_i$	1600	1253	1677	1604	1745	1707

<span id="page-11-0"></span>**Table 1.** Curve-fitted resistances and time constants associated with thermal impedances  $Z_{1i}$  and  $Z_{2i}$  $(i = 1, \ldots 6).$ 

The feasibility of the developed Foster network thermal model based on the linear system assumption was demonstrated by comparing it with the CFD thermal analysis results associated with these six inverter switches  $(S_1-S_6)$  obtained using ANSYS Icepak at two different power settings, i.e., [13.2, 13.2, 13.2, 20.1, 20.1, 20.1] (W) with a total power  $(P<sup>T</sup>)$  of 99.9 W and [11.4, 13.2, 15.9, 21.3, 24, 18] (W) with a total power of 103.8 W. The steady-state thermal analysis results are shown in Table [2.](#page-11-1) Note that the total power of the first power setting, i.e.,  $P<sup>T</sup>$  = 99.9 W, was the same as the initial preset power level used in the construction of the Foster thermal network model, while that of the second power setting ( $P^T = 103.8$  W) was about 4% or 3.9 W larger than the initial preset power level. It can be clearly seen that for the first power setting, the developed Foster thermal network model produced a result that was very consistent with the CFD thermal analysis. By contrast, for the second power setting, there was a maximum deviation of 3% from the result of the CFD thermal analysis. If the discrepancy is over 5%, the Foster thermal network model may need to be updated or re-established for better accuracy, according to the power loss presented during the ETCA analysis. In other words, as long as the total power of applied power settings is similar to that used to create the Foster thermal network model, the derived result should be sufficiently accurate.

<span id="page-11-1"></span>**Table 2.** Comparison of steady-state junction temperatures in the CFD analysis and Foster network (unit:  $°C$ ).

$P^T(W)$	Method	$\mathbf{S_{1}}$	$\mathbf{S_{2}}$	$S_3$	$S_4$	$S_{5}$	$S_6$
99.9	Foster	149.8	154.7	150.1	155.3	149.1	154.1
	CFD	149.8	154.2	150.0	154.9	149.6	155.0
103.8	Foster	148.6	156.1	150.6	158.2	151.2	153.5
	CFD	153.2	159.6	154.6	161.7	155.9	158.4

### *6.2. ECTA Analysis of Three-Phase Inverter*

The frequency-dependent parasitic parameters of the power MOSFET module and the three-phase inverter in a frequency sweep were explored using ANSYS® Q3D 3D quasi-static EM field solvers with various assigned conducting nets. In this parasitic analysis, three conducting nets were defined to describe the current paths of the power MOSFET module, i.e., drain, source, and gate (i.e., *L<sup>d</sup>* , *L<sup>g</sup>* and *Ls*), and ten conducting nets were assigned for the three-phase inverter in accordance with the switching sequence of the three-phase inverter, i.e.,  $L_1 - L_7$  and  $L_{10} - L_{12}$ , as shown in Figure [2a](#page-3-0). In the figure,  $L_8$  and  $L_9$  denote the drain and source inductances ( $L_d$  and  $L_s$ ) of the power MOSFET module, respectively. It is worth mentioning that *L<sup>s</sup>* represents the sum of the parasitic inductances of the source terminal leads and Al wires. Furthermore, the three-phase load is modeled as a resistor (*R*)–inductor (*L*) series impedance, i.e., *Ra-La*, *R<sup>b</sup> -L<sup>b</sup>* , and *Rc-Lc*, in Figure [2a](#page-3-0). The parasitic inductances of the power MOSFET module extracted from the preceding inductive double-pulse test (DPT) circuit simulation at the working frequency of 20 kHz were 8.60, 5.47, and 7.53 nH and were associated with the gate, drain, and source terminals. As mentioned above, the source inductance is the sum of the parasitic inductances of the source terminal leads (i.e., 5.92 nH) and Al wires (i.e., 1.61 nH). The

parasitic inductances associated with  $L_1 - L_7$  and  $L_{10} - L_{12}$  were calculated in the authors' previous work [\[4\]](#page-16-3), and they are 23.34, 14.74, 25.52, 31.31, 6.93, 3.67, 54.89, 19.79, 19.52, and 19.78 (nH). These parasitic inductances, together with the package model (the output and transfer characteristics), the diode characteristics, and the  $V_{ds}$ -dependent parasitic capacitances, were applied in the detailed circuit simulation model, with which, together with the Foster thermal network model, the standard ETCA approach was constructed. The load condition of the inverter was a power supply voltage of 50 V, an SWPWM ( $D = 50\%$ ) switching frequency of 10 kHz, and an output frequency of 55 Hz. The inductance and resistance for these three-phase loads were 20  $\mu$ H and 0.125  $\Omega$ , respectively. In addition, the switching frequency, gate resistance  $R_g$ , gate voltage  $V_g$ , gate inductance  $L_g$ , inductive load, and resistive load were set to 10 kHz, 1.6  $\Omega$ , 10 V, 8.6 nH, 20  $\mu$ H, and 0.125  $\Omega$ . The ambient temperature was set to 25 ◦C.

The power losses of the switches in the first switching state of the six-step switching sequence were assessed first. The characterized power losses could then be applied to the other switching steps. The first switching state involved three inverter switches:  $S_1$ ,  $S_2$ , and  $S_4$ . Basically,  $S_1$  was a PWM power MOSFET in which the switching signal was discontinuously "on" (i.e., PWM "on") with a duty cycle of 50%,  $S_2$  was an FWD switch in the commutation step, and  $S_4$  was a commutation power MOSFET in which the switching signal was continuously "on". Accordingly, switching loss occurred only in  $S_1$  (power MOSFET) and  $S_2$  (diode), whereas conduction loss took place in all these three inverter switches. This switching state comprised two current loops during a single PWM cycle: PWM "on" and PWM "off". The parasitic inductances involved in the PWM "on" loop were *L*1*, L*8*, L*9*, L*10*, L*11*, L*8*, L*9*, L*5, and *L*<sup>7</sup> and those in the PWM "off" loop were *L*11*, L*8*, L*9*, L*4*, L*9*, L*8*,* and *L*10. Next, circuit simulations of the power MOSFET inverter during the first switching state at eight different temperatures, i.e., 25, 50, 75, 100, 125, 150, 175, and  $200 °C$ , were performed with the detailed circuit simulation model shown in Figure [2a](#page-3-0). The calculated power losses of the inverter switches,  $S_1$ ,  $S_2$ , and  $S_4$ , in the first switching state as a function of temperature are displayed in Figure [9a](#page-13-0). In the figure, the legend of the light blue solid line with rectangle symbols, i.e., "Diode power loss", indicates the sum of the switching and conduction losses of the FWD switch. The results demonstrate that the switching and conduction losses of  $S_1$ , the diode power loss of  $S_2$  (FWD), and the conduction loss of  $S_4$  in the first switching state were around 10.8, 19.8, 51.6, and 17.7 W at 25 °C and increased or decreased to around 11.2, 25.7, 41.3, and 30.2 W at 200 °C. Specifically, in contrast to the diode power loss of  $S_2$ , the switching and conduction losses of the  $S_1$  and  $S_4$  switches tended to increase with increasing temperature. Noticeably, the diode conduction loss  $(S_2)$  showed a relatively strong and negative temperature coefficient, predominantly due to the diode characteristics shown in Figure [3d](#page-4-0), where an increased temperature revealed a reduced drain-source voltage under the same drain-source current, thereby leading to a decreased conduction loss. Furthermore, it is interesting to note that temperature had a much smaller impact on the switching loss as compared to the conduction loss, that the switching loss of  $S_1$  was much smaller than its conduction loss, and that the diode power loss outperformed the PWM  $(S_1)$  and commutation  $(S_4)$  power MOSFET modules.



<span id="page-13-0"></span>Materials 2021, 14, 5427 14, 5427 14, 5427 14, 5427 14, 5427 14, 5427 14, 5427 14, 5427 14, 5427 14, 5427 14, 54

Figure 9. (a)Temperature-power loss dependence in the first switching state and (b) a comparison of the transient maximum junction temperatures of the switches  $S_3$  and  $S_4$  for the standard and proposed ETCAs during a one-second operation.

The total power loss of the inverter in the first switching state increased from about The total power loss of the inverter in the first switching state increased from about 99.9 W at 25 °C to about 108.4 W at 200 °C. The insignificant increase in the total power loss was mainly due to the negative temperature coefficient of the diode power loss. The total power loss at 25 °C was used as the initial power level for the development of the Foster thermal network model. Similarly, the power losses of these inverter switches at Foster thermal network model. Similarly, the power losses of these inverter switches at the other five switching states of the six-step switching sequence could also be derived in the temperature range of 25–200 °C. The calculated power losses during one PWM six-step commutation cycle at 25 and 200 °C are presented in Tabl[es](#page-13-1) 3 an[d 4](#page-14-0). It can be clearly seen that each inverter switch conducted for 120 electrical degrees in each periodic cycle seen that each inverter switch conducted for 120 electrical degrees in each periodic cycle for the common 120-degree square-wave commutation. For each inverter switch at each for the common 120-degree square-wave commutation. For each inverter switch at each temperature, the power losses that occurred in the six switching states were averaged, and temperature, the power losses that occurred in the six switching states were averaged, and the results at 25 and 200 ℃ are also listed in the tables; with these, the equivalent electrical resistances ( $R_1$ – $R_6$ ) can be derived and the results at 25 and 200 °C are also demonstrated in the tables. The average power loss across one PWM six-step commutation cycle was in the tables. The average power loss across one PWM six-step commutation cycle was used in the subsequent ETCA analysis. used in the subsequent ETCA analysis.

<span id="page-13-1"></span>Table 3. Power losses and equivalent resistances of these six inverter switches during one PWM six-step commutation cycle at 25 °C.

	$S_1$	$S_3$	$S_5$	S <sub>2</sub>	$S_4$	$S_6$	<b>Total</b>
Step 1	30.62	0.00	0.00	51.56	17.73	0.00	99.92
Step 2	30.62	0.00	0.00	51.56	0.00	17.73	99.92
Step 3	0.00	30.62	0.00	0.00	51.56	17.73	99.92
Step 4	0.00	30.62	0.00	17.73	51.56	0.00	99.92
Step 5	0.00	0.00	30.62	17.73	0.00	51.56	99.92
Step 6	0.00	0.00	30.62	0.00	17.73	51.56	99.92
Average (W)	10.21	10.21	10.21	23.10	23.10	23.10	
$R_i(\Omega)$	0.00102	0.00102	0.00102	0.00231	0.00231	0.00231	

	$S_1$	$S_3$	$S_5$	S <sub>2</sub>	$S_4$	$S_6$	<b>Total</b>
Step 1	36.90	0.00	0.00	41.31	30.17	0.00	108.38
Step 2	36.90	0.00	0.00	41.31	0.00	30.17	108.38
Step 3	0.00	36.90	0.00	0.00	41.31	30.17	108.38
Step 4	0.00	36.90	0.00	30.17	41.31	0.00	108.38
Step 5	0.00	0.00	36.90	30.17	0.00	41.31	108.38
Step 6	0.00	0.00	36.90	0.00	30.17	41.31	108.38
Average (W)	12.3	12.3	12.3	23.8	23.8	23.8	
$R_i(\Omega)$	0.00123	0.00123	0.00123	0.00238	0.00238	0.00238	

<span id="page-14-0"></span>Table 4. Power losses and equivalent resistances of these six inverter switches during one PWM six-step commutation cycle at 200 °C.

Using the proposed ETCA approach, the transient maximum junction temperature Using the proposed ETCA approach, the transient maximum junction temperature profiles of the six inverter switches under natural convection over a time span of one second were calculated and compared with those of the standard ETCA approach. Two examples of the results associated with the inverter switches  $S_3$  and  $S_4$  are shown in Figure [9b](#page-13-0). The reason for simply conducting the one-second test was that it is very difficult to perform the standard ETCA analysis for a longer period or to solve for the steady-state solution; hence, the more feasible ETCA approach was proposed. Evidently, there was a close agreement between them, suggesting the effectiveness of the proposed analysis approach. The calculated transient maximum junction temperature profiles of these inverter switches using the proposed ETCA are shown in Figure [10a](#page-14-1) for the time interval [0, 12000 s], and the corresponding temperature distributions in the power MOSFET chips of the inverter at the end of the simulation (t = 12,000 s) are illustrated in Figure [10b](#page-14-1). Figure [10a](#page-14-1) reveals that the maximum junction temperatures of the power MOSFET chips would approach a steady state at around 4000 s. The maximum steady-state junction temperatures of the lower-side switches (namely  $S_2$ ,  $S_4$ , and  $S_6$ ) would be reached around 160 °C, while those of the upper-side switches (i.e.,  $S_1$ ,  $S_3$ , and  $S_5$ ) would be reached at about 152 °C. These maximum junction temperatures exceed the maximum junction temperature rating of 150 °C and would not be permitted for device reliability and performance concerns. Active convection cooling, such as fans, or passive convection cooling, such as heat sinks and heat pipes, can be effective means to reduce the device junction temperature.

<span id="page-14-1"></span>

Figure 10. Thermal behavior of the six inverter switches: (a) transient maximum junction temperature profiles and (b) temperature distribution in the MOSFET chips. temperature distribution in the MOSFET chips.

The predicted maximum device junction temperatures of the three-phase inverter The predicted maximum device junction temperatures of the three-phase inverter during the six-step operation unfavorably exceed the maximum junction temperature rating of 150 °C. The issue can be solved by active cooling with forced air. The CFD analysis of forced convection heat transfer was carried out with two wind speeds, 1.5 and 3.0 ( $m/s$ ). The direction of the air flow was set to be horizontal, i.e., the x-axis in Figure [6.](#page-8-0) It can be noted that the Foster thermal network model derived above is no longer be applicable in this ETCA analysis due to its having different transient thermal impedance responses. Thus, a new Foster thermal network model was constructed. The total power loss at 25 °C, i.e., 99.9 W, was also applied as the initial power level to create the Foster thermal network model. The analysis results are displayed in Figure 11. For comparison, the natural convection result (i.e., wind speed =  $0$  m/s in the figure) is also demonstrated. The device junction temperature under natural convection is around 160  $\degree$ C, and it is greatly reduced down to about 135 °C under forced convection with an air flow rate of  $3 \text{ m/s}$ . In addition, the increase in the air flow rate elevates the heat removal performance and thus lowers the device junction temperature. lowers the device junction temperature. and3.0 (m/s). The direction of the air flow was set to be horizontal, i.e., the x-axis in igure 6.1 team be noted that the Forster thermal network model derived above is no longer<br>equiplicable in this ETCA analysis due t

<span id="page-15-0"></span>

Figure 11. Maximum junction temperature of the inverter switches under forced convection with **Figure 11.** Maximum junction temperature of the inverter switches under forced convection with two different wind speeds. two different wind speeds.

#### **7. Conclusions**

This article presented an effective and efficient ETCA approach to characterize the ET coupled behavior of power systems under natural and forced convection during load cycles, which cannot be achieved using the conventional standard ETCA approach. The effect of temperature on the power losses and the influence of parasitics on the switching transients and power losses were all taken into account in the investigation. With this approach, the ET performance of a three-phase power MOSFET inverter for brushless DC motor drive under and simplified circuit models were introduced, where the former was applied to develop the standard ETCA approach as well as the power loss–temperature relationship, while the latter was used to establish the proposed ETCA approach. Moreover, a Foster thermal network model for the three-phase inverter was created using the thermal impedance curves, which were derived through parametric transient CFD thermal analysis. The validity of the developed Foster thermal network model and the proposed ETCA approach was confirmed through the CFD thermal analysis and a standard ETCA approach. natural and forced convection during load cycles was explored. Additionally, both detailed

The detailed circuit simulation demonstrated that the power losses (switching and  $\frac{1}{100}$  and  $\frac{1}{100}$ conduction) of the PWM switches (e.g.,  $S_1$  in the first switching state) and the commutation<br>cuitables (e.g., S<sub>1</sub> in the first switching state) had a negitive temperature correlation while that of the PWM switches and the FWD switches (e.g., S<sub>2</sub> in the first switching state) had a negative temperature correlation. Moreover, in comparison with the PWM and commutation switches, the FWD not only had the largest power loss but also a relatively strong and negative temperature coefficient. This explains why the total power loss of the inverter would only slightly increase as temperature increases from 25 °C to 200 °C. It was also found that temperature played a much greater role in the conduction loss than the switching loss, and the switching loss of the PWM switches was considerably lower than and temperature temperature temperature temperature conduction to the total power loss of the inswitches (e.g., S<sub>4</sub> in the first switching state) had a positive temperature correlation while its conduction loss.

The proposed ETCA analysis revealed that the maximum junction temperatures of the inverter switches would approach a steady state at around 4000 s, and the lowerside switches (namely  $S_2$ ,  $S_4$ , and  $S_6$ ) outperformed the upper-side switches (i.e.,  $S_1$ ,  $S_3$ , and  $S_5$ ) in terms of the maximum steady-state junction temperature. Furthermore, these maximum junction temperatures of the inverter switches under natural convection with the specific load condition all exceeded the maximum junction temperature rating, and forced convection cooling with air was judged to be a very effective means to decrease the maximum junction temperatures.

**Author Contributions:** Conceptualization, H.-C.C.; methodology, H.-C.C.; software, S.-Y.L. and Y.- C.L.; validation, H.-C.C., S.-Y.L. and Y.-C.L.; formal analysis, H.-C.C., S.-Y.L. and Y.-C.L.; investigation, H.-C.C., S.-Y.L. and Y.-C.L.; resources, H.-C.C., S.-Y.L. and Y.-C.L.; data curation, H.-C.C., S.-Y.L. and Y.-C.L.; writing—original draft preparation, H.-C.C.; writing—review and editing, H.-C.C.; visualization, H.-C.C.; supervision, H.-C.C.; project administration, H.-C.C.; funding acquisition, H.-C.C. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research is partially supported by Ministry of Science and Technology, Taiwan, ROC, under grants MOST-106-2221-E-035-052-MY3 and MOST-109-2221-E-035-004-MY3.

**Institutional Review Board Statement:** Not applicable.

**Informed Consent Statement:** No applicable.

**Data Availability Statement:** Data sharing not applicable.

**Acknowledgments:** Financial support from Ministry of Science and Technology, Taiwan is gratefully acknowledged.

**Conflicts of Interest:** The authors declare no conflict of interest.

### **References**

- <span id="page-16-0"></span>1. Qi, J.; Yang, X.; Li, X.; Tian, K.; Mao, Z.; Yang, S.; Song, W. Temperature dependence of dynamic performance characterization of 1.2-kV SiC power MOSFETS compared with Si IGBTs for wide temperature applications. *IEEE Trans. Power Electron.* **2019**, *34*, 9105–9117. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2018.2884966)
- <span id="page-16-1"></span>2. Liao, L.L.; Chiang, K.N. Material shear strength assessment of Au/20Sn interconnection for high temperature applications. *J. Mech.* **2019**, *35*, 81–91. [\[CrossRef\]](http://doi.org/10.1017/jmech.2018.35)
- <span id="page-16-2"></span>3. Zhang, M.; Li, B.; Wei, J. New Power MOSFET with Beyond-1D-Limit RSP-BV Trade-Off and Superior Reverse Recovery Characteristics. *Materials* **2020**, *13*, 2581. [\[CrossRef\]](http://doi.org/10.3390/ma13112581) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/32516987)
- <span id="page-16-3"></span>4. Cheng, H.-C.; Shen, Y.-H.; Chen, W.-H. Parasitic extraction and power loss estimation of power devices. *J. Mech.* **2021**, *37*, 134–148. [\[CrossRef\]](http://doi.org/10.1093/jom/ufaa022)
- <span id="page-16-4"></span>5. Hu, B.; Gonzalez, J.O.; Ran, L.; Ren, H.; Zeng, Z.; Lai, W.; Gao, B.; Alatise, O.; Lu, H.; Bailey, C.; et al. Failure and reliability analysis of a SiC power module based on stress comparison to a Si device. *IEEE Trans. Device Mater. Rel.* **2017**, *17*, 727–737. [\[CrossRef\]](http://doi.org/10.1109/TDMR.2017.2766692)
- <span id="page-16-5"></span>6. Wu, J.; Ren, N.; Guo, Q.; Sheng, K. A Comparative Study of Silicon Carbide Merged PiN Schottky Diodes with Electrical-Thermal Coupled Considerations. *Materials* **2020**, *13*, 2669. [\[CrossRef\]](http://doi.org/10.3390/ma13112669) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/32545381)
- <span id="page-16-6"></span>7. Oh, S.K.; Lundh, J.S.; Shervin, S.; Chatterjee, B.; Lee, D.K.; Choi, S.; Kwak, J.S.; Ryou, J. Thermal management and characterization of high-power wide-bandgap semiconductor electronic and photonic devices in automotive applications. *ASME J. Electron. Packag.* **2019**, *141*, 020801. [\[CrossRef\]](http://doi.org/10.1115/1.4041813)
- <span id="page-16-7"></span>8. Kanata, T.; Nishiwaki, K.; Hamada, K. Development trends of power semiconductors for hybrid vehicles. In Proceedings of the International Power Electronics Conference (IPEC), Sapporo, Japan, 21–24 June 2010.
- <span id="page-16-8"></span>9. US Department of Defense. *Military Standardization Handbook, MIL-HDBK-217C, Reliability Prediction of Electronic Equipment*; US Department of Defense: Arlington, VA, USA, 1980.
- <span id="page-16-9"></span>10. Yerasimou, Y.; Pickert, V.; Ji, B.; Song, X. Liquid metal magnetohydrodynamic pump for junction temperature control of power modules. *IEEE Trans. Compon. Packag. Manuf. Technol.* **2018**, *33*, 10583–10593. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2018.2806622)
- <span id="page-16-10"></span>11. Blaabjerg, F.; Wang, H.; Vernica, I.; Liu, B.; Davari, P. Reliability of Power Electronic Systems for EV/HEV Applications. *Proc. IEEE* **2020**, *109*, 1–17. [\[CrossRef\]](http://doi.org/10.1109/JPROC.2020.3031041)
- <span id="page-16-11"></span>12. Merienne, F.; Roudet, J.; Schanen, J.L. Switching disturbance due to source inductance for a power MOSFET: Analysis and solutions. In Proceedings of the 1996 27th Annual IEEE Power Electronics Specialists Conference, Maggiore, Italy, 1 January 1996.
- <span id="page-16-12"></span>13. Rodríguez, M.; Rodríguez, A.; Miaja, P.F.; Lamar, D.G.; Zúniga, J.S. An insight into the switching process of power MOSFETs: An improved analytical losses model. *IEEE Trans. Power Electron.* **2010**, *25*, 1626–1640. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2010.2040852)
- <span id="page-17-0"></span>14. Wang, H. Investigation of power semiconductor devices for high frequency high density power converters. Ph.D. Thesis, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA, 2007.
- <span id="page-17-1"></span>15. Kibushi, K.; Hatakeyama, T.; Nakagawa, S.; Ishizuka, M. Analysis of heat generation from a power Si MOSFET. *Trans. Jpn. Inst. Electron. Packag.* **2013**, *6*, 51–56. [\[CrossRef\]](http://doi.org/10.5104/jiepeng.6.51)
- 16. Kibushi, R.; Hatakeyama, T.; Nakagawa, S.; Ishizuka, M. Calculation of temperature distribution of power Si MOSFET with electro-thermal analysis: The effect of boundary condition. *Trans. Jpn. Inst. Electron. Packag.* **2014**, *7*, 52–57. [\[CrossRef\]](http://doi.org/10.5104/jiepeng.7.52)
- 17. Cheng, H.-C.; Wu, C.-H.; Lin, S.-Y. Thermal and electrical characterization of power MOSFET module using coupled field analysis. *J. Mech.* **2019**, *35*, 641–655. [\[CrossRef\]](http://doi.org/10.1017/jmech.2019.19)
- 18. Ibrahim, T.; Allard, B.; Morel, H.; MRad, S. VHDL-AMS model of IGBT for electro-thermal simulation. In Proceedings of the 2007 European Conference on Power Electronics and Applications, Aalborg, Denmark, 2–5 September 2007.
- <span id="page-17-2"></span>19. Wang, B. Research on electro-thermal model simulation of IGBT switching transient. *IOP Conf. Ser. Earth Environ. Sci.* **2021**, *702*, 012037. [\[CrossRef\]](http://doi.org/10.1088/1755-1315/702/1/012037)
- <span id="page-17-3"></span>20. Touzelbaev, M.N.; Miler, J.; Yang, Y.; Refai-Ahmed, G.; Goodson, K.E. High-efficiency transient temperature calculations for applications in dynamic thermal management of electronic devices. *ASME J. Electron. Packag.* **2013**, *135*, 031001. [\[CrossRef\]](http://doi.org/10.1115/1.4024747)
- 21. Du, M.; Guo, Q.; Wang, H.; Ouyang, Z.; Wei, K. An Improved Cauer Model of IGBT Module: Inclusive Void Fraction in Solder Layer. *IEEE Trans. Compon. Packag. Manuf. Technol.* **2020**, *10*, 1401–1410. [\[CrossRef\]](http://doi.org/10.1109/TCPMT.2020.3010064)
- <span id="page-17-4"></span>22. Alavi, O.; Abdollah, M.; Viki, A.H. Assessment of thermal network models for estimating IGBT junction temperature of a buck converter. In Proceedings of the 8th Power Electronics, Drive Systems & Technologies Conference (PEDSTC), Mashhad, Iran, 14–16 February 2017.
- <span id="page-17-5"></span>23. Reichl, J.; Lai, J.-S.; Hefner, A.; McNutt, T.; Berning, D. Inverter dynamic electro-thermal modeling and simulation with experimental verification. In Proceedings of the 2005 IEEE 36th Power Electronics Specialists Conference, Dresden, Germany, 12 June 2005; pp. 2208–2215.
- 24. Bouzida, A.; Abdelli, R.; Ouadah, M. Calculation of IGBT power losses and junction temperature in inverter drive. In Proceedings of the 8th International Conference on Modelling, Identification and Control (ICMIC-2016), Algiers, Algeria, 15–17 November 2016; pp. 768–773.
- 25. Shahjalali, M.; Lu, H.; Bailey, C. Electro-thermal modelling of multichip power modules for high power converter application. In Proceedings of the 2017 18th International Conference on Electronic Packaging Technology (ICEPT), Harbin, China, 16–19 August 2017.
- 26. Li, X.; Li, D.; Qi, F.; Packwood, M.; Luo, H.; Wang, Y.; Dai, X.; Luo, H.; Liu, G. EM-electrothermal analysis of semiconductor power modules. *IEEE Trans. Compon. Packag. Manuf. Technol.* **2019**, *9*, 1495–1503. [\[CrossRef\]](http://doi.org/10.1109/TCPMT.2019.2923256)
- <span id="page-17-6"></span>27. Li, X.; Li, D.; Qi, F.; Packwood, M.; Luo, H.; Liu, G.; Wang, Y.; Dai, X. Advanced electro-thermal analysis of IGBT modules in a power converter system. In Proceedings of the 2019 20th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE), Hanover, Germany, 24–27 March 2019.
- <span id="page-17-7"></span>28. Reichl, J.; Ortiz-Rodríguez, J.M.; Hefner, A.; Lai, J.-S. 3-D thermal component model for electrothermal analysis of multichip power modules with experimental validation. *IEEE Trans. Power Electron.* **2015**, *30*, 3300–3308. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2014.2338278)
- <span id="page-17-8"></span>29. Chen, H.-C.; Tsai, T.-Y.; Huang, C.-K. Comparisons of six-step square-wave PWMs in ultra-low-power SOC integration. In Proceedings of the International Symposium on Industrial Electronics (ISlE), IEEE, Seoul, Korea, 5–8 July 2009.
- <span id="page-17-9"></span>30. Chou, P.-C.; Cheng, S.; Chen, S.-H. Evaluation of thermal performance of all-GaN power module in parallel operation. *Appl. Therm. Eng.* **2014**, *70*, 593–599. [\[CrossRef\]](http://doi.org/10.1016/j.applthermaleng.2014.05.081)
- <span id="page-17-10"></span>31. Graovac, D.; Pürschel, M.; Kiep, A. MOSFET power losses calculation using the data-sheet parameters. *Infineon Appl. Note* **2006**, *1*, 1–23.
- <span id="page-17-11"></span>32. Inan, U.S. *Engineering Electromagnetics*; Pearson Education: Bangalore, India, 1998.