


Review

# Materials and Processes for Schottky Contacts on Silicon Carbide

Marilena Vivona <sup>\*</sup>, Filippo Giannazzo  and Fabrizio Roccaforte 

Consiglio Nazionale delle Ricerche, Istituto per la Microelettronica e Microsistemi (CNR-IMM), Strada VIII, n. 5—Zona Industriale, I-95121 Catania, Italy; filippo.giannazzo@imm.cnr.it (F.G.); fabrizio.roccaforte@imm.cnr.it (F.R.)

\* Correspondence: marilena.vivona@imm.cnr.it; Tel.: +39-095-5968-243

**Abstract:** Silicon carbide (4H-SiC) Schottky diodes have reached a mature level of technology and are today essential elements in many applications of power electronics. In this context, the study of Schottky barriers on 4H-SiC is of primary importance, since a deeper understanding of the metal/4H-SiC interface is the prerequisite to improving the electrical properties of these devices. To this aim, over the last three decades, many efforts have been devoted to developing the technology for 4H-SiC-based Schottky diodes. In this review paper, after a brief introduction to the fundamental properties and electrical characterization of metal/4H-SiC Schottky barriers, an overview of the best-established materials and processing for the fabrication of Schottky contacts to 4H-SiC is given. Afterwards, besides the consolidated approaches, a variety of nonconventional methods proposed in literature to control the Schottky barrier properties for specific applications is presented. Besides the possibility of gaining insight into the physical characteristics of the Schottky contact, this subject is of particular interest for the device makers, in order to develop a new class of Schottky diodes with superior characteristics.

**Keywords:** silicon carbide; 4H-SiC; Schottky barrier; Schottky diodes; electrical characterization



**Citation:** Vivona, M.; Giannazzo, F.; Roccaforte, F. Materials and Processes for Schottky Contacts on Silicon Carbide. *Materials* **2022**, *15*, 298. <https://doi.org/10.3390/ma15010298>

Academic Editor: Alexander A. Lebedev

Received: 12 November 2021

Accepted: 22 December 2021

Published: 31 December 2021

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction


Nowadays, the wide bandgap semiconductors SiC and GaN are considered as the basis of a huge advancement in power electronics, enabling the definition of a game-changing generation of devices with superior performance if compared with that currently achieved by traditional Si-based devices [1]. This is due to the outstanding physical properties of this class of materials, such as wide bandgap, high critical electrical field and high saturation velocity, that push forward the limits reached by Si-based power electronics [2]. In addition to a more efficient performance, the superior properties of wide-band gap semiconductors also translate into devices able to operate in high temperature, high power and high frequency regimes, with the possibility of extending the field of applications for power electronics [3].

Among the wide bandgap semiconductors, one of the hexagonal polytypes of silicon carbide, i.e., 4H-SiC, plays a pivotal role in power electronics, owing to the excellent quality achieved from the commercially available substrates and epilayers and the high level of compatibility with the existing Si-based device manufacturing facilities and technology. Quantitatively, 4H-SiC features a wide bandgap of 3.26 eV, high critical electric field  $>2$  MV/cm, high thermal conductivity of  $4.9$  WK<sup>-1</sup>cm<sup>-1</sup> and saturated drift velocity higher than  $2 \times 10^7$  cm s<sup>-1</sup> [4], making it the material of choice for a variety of power devices operating in the medium/high voltage range (600–3000 V) [3].

Along the lines of Si-based technology, several 4H-SiC power devices have been developed, with a mature technology level in terms of processing implementation and real-world applications [5]. Among them, n-type 4H-SiC-based Schottky barrier diodes (SBDs) are currently commercialized on a large scale in the power electronics market and

have penetrated our daily lives in various fields, e.g., consumer electronics, electric and hybrid vehicles, industrial processes, energy conversion from renewable sources, sensors, photodetectors and so on [6–8].

A schematic cross-section view of a typical SBD is depicted in Figure 1. In this device, the drift layer is given by a lightly doped n-type 4H-SiC epitaxial layer (doping density  $N_D \sim 10^{16} \text{ cm}^{-3}$ ) grown onto a heavily doped n-type 4H-SiC substrate ( $N_D > 5 \times 10^{18} \text{ cm}^{-3}$ ). The connection with external components is given by metal electrodes consisting of a front-side Schottky contact to the 4H-SiC epitaxial layer and a back-side Ohmic contact to the 4H-SiC substrate. In addition, the Figure schematically illustrates a p-type implanted edge termination needed to optimize the breakdown behavior. For the sake of completeness (not reported in the scheme), a few  $\mu\text{m}$  thick front-side metallization (typically Al based) acting as device bonding pad and a polymeric passivation finalize the top part of the device, while a thick metal layer, soldered to the back-side and consisting of a gold-plated metal frame wrapped in ceramic, operates as connection to the package. A schematic fabrication process flow, with the sequential steps typically adopted for the Schottky diode fabrication, can be found in [9].



**Figure 1.** Schematic cross-section view of a 4H-SiC Schottky barrier diode (SBD).

The core of an SBD is the metal/semiconductor junction (the so-called Schottky contact) and the properties of this system must be carefully investigated to assess and optimize the electrical performance of the whole device [9].

Over the years, different approaches, ranging from the choice of materials for the Schottky barrier formation to semiconductor treatments or even considering the device layout, have been developed to improve and gain control on the Schottky contact properties. Moreover, unconventional methods were also explored as alternative solutions in improving and controlling the Schottky barrier systems.

In this paper, after a brief discussion on the fundamentals of the metal/4H-SiC Schottky barrier formation and its electrical characterization, we will give an overview on the current materials and processing solutions for the fabrication of Schottky contacts to 4H-SiC. Afterwards, besides the consolidated approaches, we will present a variety of the nonconventional methods proposed in literature to control the Schottky barrier properties for specific applications.

## 2. Schottky Contacts to n-Type 4H-SiC

In the last three decades, many efforts have been devoted to the study and characterization of the metal/4H-SiC interfaces. Despite the large amount of literature data published on this system, the physics at the base of the Schottky properties and carrier transport through the contact is not yet fully understood, and the research on Schottky contacts to 4H-SiC remains a scientifically open topic. Besides its fundamental scientific character, this research is also strongly pushed by industrial requirements for achieving a more efficient performance of SBDs. In this Section, we briefly report on the Schottky barrier fundamentals, the well-established and the most promising metallization schemes, discussing also

some aspects related to the device layouts proposed to optimize the electrical properties of the diodes.

### 2.1. Fundamentals on Schottky Barriers

When metal and semiconductor are put in intimate contact, a Schottky barrier forms, whose height ( $\phi_B$ ) is the most significant electrical parameter associated to this system. According to the well-known Schottky–Mott rule [10,11], the Schottky barrier height ideally depends only on the metal work function ( $W_M$ ) and semiconductor electron affinity ( $\chi_S$ ) [12], as expressed by:

$$\phi_B = W_M - \chi_S. \quad (1)$$

Hence, considering the work function of the typical metals used for SBDs (in the range 4–5.5 eV [13]) and the electron affinity of 4H-SiC ( $\chi_{SiC} = 3.2$  eV [14]), Schottky barrier height values between 1.0 and 2.3 eV are expected, i.e., much higher than in silicon. However, in real cases, the Schottky barrier height does not simply obey to the Schottky–Mott rule, but may depend on other factors, like the surface preparation, metal deposition techniques and/or post-metallization annealing treatments [15,16]. In particular, the electronic properties of the metal/semiconductor contact are affected by the presence of surface states, which can be related to roughness, surface contaminants, residual thin interfacial oxide layers and so on, and are responsible for a deviation from the Schottky–Mott prediction [17,18].

The experimentally measured value of the Schottky barrier height  $\phi_B$  also depends on the methods used for its determination [19]. Generally, the barrier height in a metal/semiconductor system can be determined by means of different techniques, such as electrical characterizations (current–voltage (I–V) and capacitance–voltage (C–V) measurements) or internal photoemission (IPE) measurements that are based on the photo-generated current detection [19,20]. Obviously, each method shows advantages and drawbacks. The electrical characterization methods require the fabrication of appropriate test patterns, namely Schottky diodes, and provide interesting insights of the Schottky barrier nature. For example, the I–V characterization is very sensitive to the presence of inhomogeneity of the barrier, with some well-established models, such as the Tung’s model [17] or the Werner’s and Güttler’s model [21], developed to take this aspect into account. On the other hand, the C–V characterization supplies information about the space-charge region width [22]. As a consequence, for a given Schottky contact, the barrier height value extrapolated by I–V analysis is typically lower than that derived from the C–V characteristics. This aspect can be explained by the fact that lower barrier height regions are preferential paths for the current, while C–V characteristics account for an overall electrical behavior with the largest regions (usually with highest barrier) dominating in the barrier extraction [22]. On the other hand, IPE measurements are independent of the local barrier inhomogeneity and supply a reliable value for the Schottky barrier. However, the photocurrent detection requires special equipment and semi-transparent front or back contacts, thus making these kind of measurements less common with respect to the electrical characterizations.

The Schottky barrier height determines the electrical behavior of a metal/semiconductor contact by governing the current flow through the metal/semiconductor interface. Generally, for doping density  $N_D$  in the range  $1 \times 10^{15} < N_D < 1 \times 10^{17} \text{ cm}^{-3}$ , under forward voltage the current transport mechanism through the metal/4H-SiC interface is ruled by the thermionic emission (TE) theory. In this model the current  $I_{TE}$  can be expressed by [12]

$$I_{TE} = AA^*T^2 \exp\left[\left(-\frac{q\phi_B}{k_B T}\right)\right] \exp\left[\left(\frac{qV_F}{nk_B T}\right) - 1\right] \quad (2)$$

where  $A$  is the device area,  $A^*$  is the effective Richardson’s constant ( $146 \text{ A} \cdot \text{cm}^{-2} \cdot \text{K}^{-2}$  for 4H-SiC [23]),  $k_B$  is the Boltzmann’s constant,  $q$  is the elementary charge,  $V_F$  is the applied forward voltage and  $T$  is the absolute temperature.

As can be seen in Equation (2), besides the Schottky barrier height  $\phi_B$ , another important electrical parameter that characterizes the Schottky contact is the ideality factor  $n$ .

These parameters can be determined by the intercept and the slope of a linear fit in semilog scale of the forward current–voltage characteristic, using Equation (2) for  $V_F > 3 k_B T/q$ , where the term  $-1$  can be neglected.

Basically, the TE theory assumes a temperature-independent ideality factor and barrier height. However, in order to justify the experimentally observed temperature dependence of these parameters in real 4H-SiC Schottky contacts, the TE theory was modified, introducing models taking into account local fluctuations (inhomogeneity) of the Schottky barrier over the contact interface, as discussed in the Tung's [17] model or in the Werner's and Güttler's [21] model. Specifically, the Tung's model [17] assumes a local lateral inhomogeneity at nanometric scale by considering the presence of low barrier regions (patches) embedded in a high-barrier background, while the Werner's and Güttler's [21] model considers a Gaussian distribution of barrier heights around an apparent temperature-dependent barrier height.

On the other hand, when the doping concentration of the semiconductor exceeds  $10^{17} \text{ cm}^{-3}$ , the high electric field at the interface and the thin barrier width make dominant for the current transport a thermionic field emission (TFE) mechanism, which involves a tunneling component for thermally excited electrons [19,24]. Specifically, for doping in the range  $1 \times 10^{17} < N_D < 10^{19} \text{ cm}^{-3}$ , the TFE describes the electrical behavior of the system [24], according to the following current–voltage relationship [25]:

$$I_{TFE} = I_{0,TFE}(V_F) \times \exp\left(q \frac{V_F}{E_0}\right) \quad (3)$$

The term  $I_{0,TFE}(V_F)$  corresponds to the saturation current and is given by


$$I_{0,TFE}(V_F) = \frac{AA^*T}{k_B \cosh(qE_{00}/k_B T)} \times \sqrt{\pi E_{00}(\phi_B - \Delta E_F - V_F)} \times \exp\left(-\frac{q\Delta E_F}{k_B T} - \frac{\phi_B - \Delta E_F}{E_0}\right) \quad (4)$$

with  $E_0 = E_{00} \times \coth\left(\frac{qE_{00}}{k_B T}\right)$  dependent on the doping concentration  $N_D$  through the parameter  $E_{00} = \frac{h}{4\pi} \times \sqrt{\frac{N_D}{m^* \epsilon_{SiC}}}$ . The other symbols are the Planck's constant  $h$ , the effective mass  $m^* = 0.38 m_0$  (with  $m_0$  the electron mass) [26] and the dielectric constant of the semiconductor  $\epsilon_{SiC} = 9.76 \epsilon_0$  (with  $\epsilon_0$  the vacuum permittivity) [4].  $\Delta E_F$  is the difference between the bottom of the conduction band and the semiconductor Fermi level. In this case, the barrier  $\phi_B$  and the doping concentration  $N_D$  can be considered the parameters to be determined from a best-fit procedure of the experimental detected current–voltage characteristics.

Figure 2 depicts a schematic energy band diagram for a metal/semiconductor junction under forward bias  $V_F$ , when the predominant current transport mechanism is ruled by the TE (Figure 2a) or by the TFE (Figure 2b) model, according to the doping of the semiconductor layer at the interface. Noteworthy, as shown in Equations (2)–(4), in both models, the current has an exponential dependence on the Schottky barrier height. Thus, a good control of the  $\phi_B$  must be guaranteed, as it significantly affects the current level through the contact.

## 2.2. Survey of Literature Data on Schottky Contacts to n-Type 4H-SiC

In literature, many studies on the metal/n-type 4H-SiC systems have been reported and focused on the choice of the metal and its evolution in the Schottky contact formation [27–33]. A collection of literature results related to some of the most diffused metal/n-type 4H-SiC contacts is reported in Table 1, including as deposited (unannealed) Schottky contacts or contacts subjected to thermal annealing treatments. The reported barrier height values were determined by I–V measurements on Schottky diodes.




**Figure 2.** Schematic energy band diagrams for the metal/4H-SiC contact under forward bias  $V_F$ , according to the predominance of the (a) thermionic emission (TE) or (b) thermionic field emission (TFE) current transport mechanism.

**Table 1.** Schottky barrier height for metal/n-type 4H-SiC system for different metals. The values were determined by I–V measurements on Schottky diodes.

Metal	$\phi_B$ (eV)	Thermal Treatment	Reference
Ta	1.10	none	[34]
Ti	0.95	none	[35,36]
Ti	0.78	none	[37]
Ti	0.96	none	[38]
Ti	1.15	600 °C for 10 min in Ar	[37]
Ti	0.95	500 °C for 60 h in vacuum	[35]
W	1.11	none	[39]
W	1.14–1.25	475–700 °C for 10 min in N <sub>2</sub>	[39]
W	1.17	none	[37]
W	1.09	600 °C for 10 min in Ar	[37]
W	1.11	500 °C in N <sub>2</sub>	[40]
Mo	1.04	none	[29]
Mo	1.11	none	[37]
Mo	1.21	600 °C for 10 min in Ar	[37]
Mo	1.17	none	[41]
Mo	1.01	400 °C for 30 min in Ar	[41]
Ni	1.45	none	[29]
Ni	1.62	none	[27]
Ni	1.52	none	[38]
Ni	1.52	400 °C, RTA	[29]
Au	1.73	none	[27]
Ir	1.31	none	[42]
Pt	1.39	none	[43]
Pt	1.72	200 °C	[44]


As can be seen, a large variety of barrier height values is found, depending on the metals and post-metallization thermal treatments. Especially, by reporting the barrier height values  $\phi_B$  versus the metal work function  $W_M$ , it is possible to determine the correlation between  $\phi_B$  and  $W_M$ , which represents the so-called “interface index”  $S = d\phi_B/d\phi_m$  [45].

Typically, for real 4H-SiC-based Schottky contacts, a linear correlation is found, with  $S$  values between the Bardeen limit (i.e.,  $S = 0$ , indicating interface properties independent of the metal) and the ideal Schottky–Mott behavior ( $S = 1$ ) [4,46], suggesting the occurrence of a partial Fermi level pinning at the interface. Figure 3 displays this kind of plot for the unannealed and low-temperature annealed metal/4H-SiC contacts, with the values taken from Table 1. The slope values confirm an intermediate behavior, with a slight improvement towards the Schottky–Mott behavior from 0.46 to 0.54 for the low-temperature annealed contacts.



**Figure 3.** Experimental dependence of the barrier height  $\phi_B$  on the metal work function  $W_M$  in unannealed and low-temperature annealed metal/n-type 4H-SiC systems. All the reported barrier values were determined by I–V characterization of Schottky diodes. Data are taken from Refs. [21–44].

Throughout the years, titanium (Ti) and nickel silicide ( $\text{Ni}_2\text{Si}$ ) have come out as widely diffused barrier metals for 4H-SiC Schottky diodes in different applications. Ti- and  $\text{Ni}_2\text{Si}$ -based metallization schemes are currently well-established technology, offering a high level of reproducibility for the Schottky barrier height values. The representative forward I–V characteristics of the 4H-SiC Schottky diodes, employing Ti and  $\text{Ni}_2\text{Si}$  barrier metals and acquired at three different temperatures (173, 298 and 373 K), are reported in Figure 4a,b, respectively [23,47]. All the curves were analyzed according to the TE model, by fitting the linear region in a semilog plot of the forward I–V curve according to Equation (2) approximated for the linear region. From this analysis, the extrapolation of an ideality factor  $n$  very close to 1 for both contacts confirms the predominance of the TE mechanism in the current transport through the metal/semiconductor interface. Specifically, the values of the Schottky barrier height typically obtained at room temperature were  $\phi_B = 1.27$  eV for the Ti/4H-SiC and 1.60 eV for the  $\text{Ni}_2\text{Si}$ /4H-SiC contacts [23,47]. Consequently, Ti is used as the Schottky barrier material in power electronics applications, for which a low barrier height is desired [48], whereas  $\text{Ni}_2\text{Si}$  is preferred for sensing or detection applications [49,50], where the higher barrier permits a low leakage current to be obtained. Moreover, the possibility of a “self-aligned” process given by the  $\text{Ni}_2\text{Si}$  formation is used for the fabrication of semi-transparent interdigit electrodes in UV-detectors [51].



**Figure 4.** Semilog plot of the temperature-dependent forward-voltage characteristics of 4H-SiC Schottky diodes based on (a) Ti and (b) Ni<sub>2</sub>Si. Adapted with permission from Ref. [23]. Copyright 2021 AIP Publishing.

### 2.3. Diode Layout

Managing the power dissipation in Schottky diodes is becoming an aspect of increasing interest, due to the need to reduce electricity consumption in modern electronic systems. In particular, a conventional Schottky diode (as that schematically depicted in Figure 1) is a majority carrier device, in which the dynamic power dissipation is negligible with respect to the conduction static power losses [52]. In such a device, the barrier height, ideality factor and reverse leakage current are important parameters affecting the static power dissipation. In particular, the conduction static power dissipation  $P_D$  can be expressed as [53]:

$$P_D = \%_{ON} \times (V_F \times J_F) + (1 - \%_{ON}) \times (V_R \times J_R) \tag{5}$$

where  $\%_{ON}$  is the ON duty cycle,  $V_F$  and  $J_F$  are the voltage and current density under forward bias, while  $V_R$  and  $J_R$  are the voltage and current density under reverse bias. Hence, considering the case of the conventional 4H-SiC Schottky diodes, the forward current-voltage behavior is described by the TE model, with the  $V_F$  expressed as function of the forward current density  $J_{TE}$  as follows, accordingly to the linear region approximation of Equation (2):

$$V_{F,TE}(J_{TE}) = n\phi_B + \frac{nkT}{q} \ln\left(\frac{J_F}{A^*T^2}\right) \tag{6}$$


Moreover, due to the high electric field in the space-charge region that entails a sharp band bending and thus a thin barrier, the reverse current is typically described according to the TFE model, with the relationship between current density  $J_{TFE}$  and reverse voltage  $V_R$  given by

$$J_{R,TFE}(V_R) = A^*T^2 \sqrt{\frac{q^2\pi E_{00}}{(kT)^2}} \sqrt{V_R + \frac{\phi_B}{\cosh^2\left(\frac{qE_{00}}{kT}\right)}} \exp\left(-\frac{\phi_B}{E_0}\right) \exp\left(\frac{V_R}{E_1}\right) \tag{7}$$

where  $E_1 = E_{00} \times (qE_{00}/kT - \tanh(qE_{00}/kT))^{-1}$  and the other parameters of Equation (7) as described before. Hence, accordingly to Equation (5), the static power dissipation depends on the Schottky barrier height  $\phi_B$ .

Figure 5a shows the calculated conduction power loss for conventional 4H-SiC Schottky diode as a function of the barrier height, in the temperature range 25–150 °C. The calculation has been performed using Equations (5)–(7), assuming a duty cycle  $\%_{ON} = 50\%$ , a forward current density  $J_F = 100 \text{ A/cm}^2$  and reverse voltage  $V_R = 650 \text{ V}$ . As highlighted in Figure 5a, for a given temperature, a reduction of the Schottky barrier entails a reduction

of the power losses, up to a certain lower limit, where the losses show a sudden increase, due to the significant increase of the reverse leakage current with the barrier reduction, especially at higher temperatures. Evidently, based on these considerations, in power electronics applications, Schottky contacts with low barrier height are sought after, as lowering the Schottky barrier height leads to a reduction of the power consumption [48]. However, it must be considered that a lowering of the barrier  $\phi_B$  could lead to an increase of the leakage current density  $J_R$  and thus, a good compromise between the diode forward and reverse behavior must be found for the minimization of the power dissipation  $P_D$ .



**Figure 5.** Schottky barrier height dependence of the static power losses for (a) a conventional Schottky diode and (b) a modern JBS diode, in the temperature range 25–150 °C. The curves were simulated by considering the forward electrical behavior ruled by thermionic emission model and the reverse characteristics ruled by thermionic field emission model. In the case of the JBS diode (b), the leakage current contribution has been neglected.

For that reason, as discussed later in this paragraph, in modern 4H-SiC-device technology, the high-reverse *TFE* leakage current, which typically characterized the conventional Schottky diodes, has been strongly reduced by acting on the device layout. In this case, the contribution of the leakage current can be neglected, and the static conduction losses decrease with a reduction of the barrier height, as shown in Figure 5b.


Since the middle of the 1990s, new diode designs have been proposed to achieve improved rectifier characteristics of semiconductor-based Schottky diodes. Mehrotra et al. [54] demonstrated that a design involving metal-oxide-semiconductor (MOS) regions, built into a trench region of the device front, was successful in pushing higher the limit given by the reverse blocking voltage, allowing the device to support larger doping of the semiconductor epitaxial layer, and thus an improvement of the on-state characteristics. A schematic view of this device is reported in Figure 6a: as can be seen, the MOS structure is formed on the bottom and sidewalls of a trench, while the Schottky contact is on the top surface. With this layout, called trench MOS barrier Schottky rectifier (TMBS), a reduced level of electrical field is achieved on the Schottky interface, producing a smaller Schottky barrier height lowering and thus a reduced leakage current level, if compared with the standard Schottky structure.

Afterward, another approach of “Schottky-pinch rectifier” was proposed by Zhang et al. [55] for 4H-SiC Schottky rectifiers. Differently from the previously discussed solution, this diode layout consisted of integrating MOS-structures (with a thermally grown oxide) together with Ni Schottky contacts on the same plane, as shown in Figure 6b. This layout, called the planar MOS Schottky diode structure (MOSSD), was able to maintain an acceptable level of forward current, up to 90% with respect to a conventional Schottky diode of the same footprint area, while reducing the leakage current by one order of magnitude.

However, these designs including MOS structures, could give some limitations, with the possible occurrence of the oxide breakdown before the 4H-SiC critical electrical field was reached. To overcome this limitation, a dual-metal-trench (DMT) device structure, implementing low and high Schottky barrier height materials (i.e., Ti and Ni metals, respectively) was suggested by Schoen et al. [56]. The device scheme is given in Figure 6c:



under forward bias, the mesa was not pinched off and the electrical characteristics are given by the low barrier contact (Ti/4H-SiC). In contrast, under reverse bias, the mesa structure became fully pinched-off and the high barrier height of the Ni Schottky contact prevails, limiting the electric field. A further evolution of the DMT has been later proposed by Roccaforte et al. [57], who combined the advantages of Ni<sub>2</sub>Si and Ti in a dual-metal-planar (DMP) Schottky diode (schematically depicted in Figure 6d) which exhibited a forward voltage drop close to that of a Ti/4H-SiC diode (lower barrier) and a reverse current comparable to that of a Ni<sub>2</sub>Si/4H-SiC (higher barrier).




**Figure 6.** Different Schottky diode layouts proposed to achieve an optimal trade-off between the forward and reverse characteristics. (a) Trench MOS barrier Schottky (TMBS) diode. (b) Planar MOS Schottky diode (MOSSD). (c) Dual-metal-trench (DMT) Schottky diode with Ti and Ni Schottky contact. (d) Dual-metal-planar (DMP) Ti-Ni<sub>2</sub>Si/4H-SiC Schottky diode.

The electrical behavior of the DMP structure can be explained by an equivalent system with two parallel diodes which have two different barrier heights, specifically the low barrier of the Ti layer determines the current flow under forward bias, and the high Ni<sub>2</sub>Si barrier dominates the reverse conduction by the pinch-off of the low barrier Ti regions. The DMP diode presented an ideality factor  $n = 1.25$ , a barrier height  $\phi_B = 1.23$  eV (close to that of Ti contact) and leakage current at  $-100$  V of  $5.8 \times 10^{-4}$  A/cm<sup>2</sup>, 30 times lower than the leakage current observed in the Ti/4H-SiC diode.

All the aforementioned diode layouts showed an improvement of the trade-off between the forward and reverse characteristics of the diodes.

Nowadays, the so-called junction barrier Schottky (JBS) diode is the most widely used Schottky-like architecture in SiC technology with significant improvement with respect to the standard Schottky diode [58]. This device consists in p<sup>+</sup>-type regions (usually achieved by p-type ion implantation and electrical activation) embedded within an n-type Schottky epitaxial area, as schematically shown in Figure 7 [59,60]. This layout mitigates the reverse leakage current of the Schottky diode and achieves a hard breakdown, as typical of a p-n junction [58]. Specifically, under low forward bias, the current flows in the regions between the p<sup>+</sup>-wells, exploiting the Schottky barrier characteristics given by the top metal, while under reverse bias, these regions are pinched-off and the electrical characteristics

are given by the p-n junction. The distance  $d$  between two adjacent p<sup>+</sup>-wells and the size  $s$  of p<sup>+</sup>-well are important parameters that must be carefully designed for optimizing the trade-off between forward and reverse characteristics. These parameters, together with the depletion width  $W_D$ , defined the cell pitch  $p$  ( $p = d + s + W_D$ ). For instance, the on-state voltage drop decreases as the cell pitch is reduced, while the leakage current decreases as the p<sup>+</sup>-well distance is reduced for a constant value of p<sup>+</sup>-well size [61]. The schematic process flow, with the sequential steps typically adopted for JBS diode fabrication, can be found in Ref. [9]. As occurs in SBDs, in these devices the Schottky contact between the metal and the n-type epitaxial 4H-SiC is also a key part for optimizing the overall electrical performance of the device.



**Figure 7.** Schematic cross-section view of a 4H-SiC junction barrier Schottky (JBS) diode.

Beyond the diode layout with the well-established JBS design for 4H-SiC-based Schottky rectifiers, the employment of materials with low work function is of particular interest for minimizing the power dissipation of Schottky diodes and they are currently explored with promising results. This aspect will be discussed in detail in the next subsection.


#### 2.4. Low Work Function and Refractory Metals

In the last years, regarding the choice of the Schottky metal for 4H-SiC-JBS, increasing interest has been devoted to metallization schemes containing metals (and their compounds) with low work function and a certain degree of stability with 4H-SiC and the environment. In the facts, these low work function materials (such as the refractory metals Mo, W, Nb, etc.) can guarantee a minimization of the on-state conduction losses, making this configuration highly aimed at industrial 4H-SiC-based Schottky device development [48]. Moreover, since these metals exhibit a high melting point, they could be indicated for harsh environment applications, requiring temperature-resistant materials [62].

In recent literature, many papers have dealt with the electrical characterization of Mo/4H-SiC Schottky contacts for power electronics [63–67], highlighting the possibility of achieving a barrier height value as low as 1.010 eV and an ideality factor of 1.045 [65]. As reported in those studies, the Mo/4H-SiC behaved as an inhomogeneous contact, with the current conduction dominated by a TE mechanism and a slight discrepancy from the ideal behavior explained either according to the Werner and Güttler [21] or the Tung model [17].

Very recently, Renz et al. [63] studied a series of surface passivation treatments to achieve an improvement of the Mo/4H-SiC Schottky diode electrical properties. In particular, after the deposition or thermal growth of an oxide layer, annealing processes, similar to those employed in metal-oxide-semiconductor field-effect transistors (4H-SiC MOSFETs) technology, were considered [68–70]. These treatments included thermal oxidation in O<sub>2</sub> or N<sub>2</sub>O environments at temperatures of 1400 and 1300 °C, respectively, or the deposition of a phosphorus pentoxide (P<sub>2</sub>O<sub>5</sub>) layer at 1000 °C for 2 h. The first two processes consume the SiC surface while the third one does not. In all the samples, the oxide on the surface was removed by cleaning in dilute HF (10%) solution prior to Mo Schottky metal deposition. Figure 8a shows this approach schematically, with the treated area of the semiconductor

depicted as a patterned blue layer. An electrical  $I-V_F$  characterization at room temperature was performed on a set of equivalent Mo/4H-SiC diodes fabricated under different conditions and, for comparison, on an untreated Mo/4H-SiC contact (labelled as “control”). The  $I-V_F$  curves were analyzed according to TE model, obtaining an almost ideal behavior after the treatments. The lowest barrier height value ( $\phi_B = 1.27 \pm 0.03$  eV) was observed for the contact subjected to a prior deposition of  $P_2O_5$  (left scale of Figure 8b). Surprisingly, although a reduced value of barrier height was obtained in the  $P_2O_5$ -treated contacts with respect to the control sample, this process enabled the lowest value of the leakage current (right scale of Figure 8b) to be obtained. The authors explained this effect with the capability of the oxide to homogenize the interface by filling the nanopits, as witnessed by means of morphological (AFM) and microstructural (TEM) analyses. The high density ( $5 \times 10^9$  cm $^{-2}$ ) of these nanopits allows one to believe that they are different from those typically related to the threading dislocations arriving on the surface of 4H-SiC and observed after removal of surface electrodes [71]: if the threading dislocation-related nanopits were demonstrated to be potential leakage paths for the current, plausibly, in the case of treated  $P_2O_5$  deposited on 4H-SiC surface, the nanopits were oxide-filled, with a barrier lowering due to two contributions, one associated with the phosphorous-rich region below the contact, which increases the n-type doping, and the other related to a homogenization of the barrier height after oxide termination of the surface defects. This could explain the reduction of the barrier, with a simultaneous decreasing of the leakage current. It is worth noting that the absence of silicide reaction at the Mo/SiC interface, which would otherwise consume the top few nanometers of 4H-SiC, enabled these beneficial changes in the contact subsurface.




**Figure 8.** (a) Schematic view of Mo/4H-SiC Schottky diodes with premetallization treatments of the semiconductor surface, consisting of thermally grown oxidation in  $O_2$  and  $N_2O$  or oxide deposition of  $P_2O_5$ , followed by oxide removal prior to Mo deposition in all cases. (b) Schottky barrier height and reverse leakage current density at  $-500V$  values averaged over a set of  $I-V_F$  curves of equivalent Mo/4H-SiC Schottky diodes with 4H-SiC surface pretreated under different conditions. Panel (b) is adapted with permission from Ref. [63]). Copyright 2021 AIP Publishing.

Furthermore, Mo-based Schottky contacts were also investigated as a possible route for an improved control of the Schottky contact properties. For instance, Stöber et al. [72] proposed the use of molybdenum nitride ( $MoN_x$ ) thin film metallization for adjusting the barrier height within a large range by varying the nitrogen  $N_2$  fraction in the reactive sputtering metal deposition step in the fabrication process. The total gas flow, i.e., sum of argon and nitrogen, was kept constant at 80 sccm while the nitrogen fraction  $\chi = N_2/(Ar + N_2)$  in the gas composition varied from 0 to 80%, by increasing the content of  $N_2$  in the chamber. For a pure Mo contact (with  $\chi = 0\%$ ), the Schottky barrier was  $\phi_B = 0.68$  eV at room-temperature, increasing up to 1.03 eV for  $\chi = 80\%$ . Due to the polycrystalline nature of the  $Mo_2N$  thin films, the barriers showed an inhomogeneous behavior, probably arising from different microstructures with regard to the nitrogen fraction used in the processing.

In parallel to Mo-based 4H-SiC Schottky contacts, Schottky contacts based on W have also been largely studied, obtaining a Schottky barrier ranging between 0.94 to 1.29 eV [62,73,74]. According to these papers, a certain degree of inhomogeneity was observed in the W/4H-SiC Schottky contact, successfully explained by means of the Tung's model [73] or the Werner and Güttler's model [74].

Noteworthy, for both Mo and W metals, also the carbide compounds were considered as possible electrode material [75–78]. As an example, Knoll et al. [76] investigated a Schottky barrier based on tungsten carbide, fabricated by depositing a thin layer of W (2 nm) followed by a rapid thermal annealing in vacuum for 5 min at temperatures ranging from 600 to 1200 °C. Then, a 500 nm thick Al layer was deposited on the top of the structure to define the diode structures. At temperatures > 1000 °C, a W<sub>2</sub>C hexagonal structure layer in epitaxial relation with 4H-SiC was produced, stable up to the highest tested temperature of 1200 °C. In this system, they observed a barrier height of 0.94 eV extrapolated under forward I–V characterization.

Recently, we investigated 4H-SiC Schottky diodes with an 80 nm thick layer of tungsten carbide (WC) barrier metal, deposited by magnetron sputtering and defined by optical lithography and lift-off [39,78] process. The Schottky diodes were characterized both before (as-deposited) and after some annealing treatments with temperatures varying from 475 °C to 700 °C for 10 min in N<sub>2</sub> atmosphere by I–V measurements and applying the thermionic emission (TE) model to the analysis of the electrical characteristics. The Schottky barrier height  $\phi_B$ , derived by fitting the linear region of the semilog forward  $J$ – $V_F$  curves reported in Figure 9, had an average value of 1.12 eV in the as-deposited contact and decreased down to about 1.05 eV after annealing at 700 °C. In our experimental conditions, the ideality factor was only slightly affected by the annealing treatment, with a value decreasing from 1.08 to 1.03. For sake of comparison, we also reported in the same Figure 9, a representative  $J$ – $V_F$  curve of a similar Ti/4H-SiC Schottky contact, for which a barrier height of 1.21 eV was observed [79].



**Figure 9.** Representative forward I–V characteristics of WC/4H-SiC Schottky diodes for the as-deposited contact and after thermal annealing at 700 °C. The I–V characteristic of a reference Ti/4H-SiC is also reported for comparison. The data are taken from Refs. [78,79].

In those studies, we observed a temperature-dependence of the  $\phi_B$  and  $n$ , extrapolated by means of I–V–T characterization, for the annealed-WC/4H-SiC contact [78], as well as for the W/4H-SiC contact fabricated and annealed under similar conditions [39]. This indicated the presence of a nanoscale lateral inhomogeneity for both Schottky contacts,

that was fully described by means of the Tung's model, with an effective barrier  $\phi_{B_{eff}}$  of 1.15 and 0.96 eV and a homogeneous barrier  $\phi_{B0}$  of 1.28 and 1.11 eV for the W/4H-SiC and WC/4H-SiC contact, respectively.


Essentially, the promising results obtained for the 4H-SiC Schottky diodes based on these low-work function refractory materials (mainly W and Mo) enable the study of this kind of contacts to be pushed forward towards a better understanding of the Schottky properties and inhomogeneity, and a suggestion of possible solutions for a better barrier uniformity and interface quality.

### 3. Unconventional Approaches for the Control of 4H-SiC Schottky Interfaces

Parallel to the standard metallization stacks and layouts presented in the previous Section, a variety of innovative contacts, chemical compounds or alternative metal stacks have been proposed as new routes to control the Schottky barrier height values on 4H-SiC. In the next subsections, we will discuss some of the representative papers on these unconventional methods.

#### 3.1. Manipulation of the Schottky Interface

Since the early 2000s, some studies demonstrated the possibility of lowering the barrier height in the Schottky diode by the incorporation of nanostructures in the metal layer of the Schottky contact [80–83]. One of the first attempts in SiC was reported by Lee et al. [80], who studied the effect of Au-nanoparticle embedding in Ti/n-type 4H-SiC contact. The diodes were fabricated by first depositing Au-aerosol nanoparticles (diameter of 20 nm, density of  $90 \mu\text{m}^{-2}$ ) and then depositing 200 nm thick Ti layer in an evaporation chamber. The schematic view of the final Schottky diode structure is depicted Figure 10a. In Figure 10b, the I–V curves for these Schottky-diode embedding nanoparticles are compared to those of a control Ti/4HSiC Schottky diode.



**Figure 10.** (a) Schematic view of Ti/4H-SiC Schottky contact with embedded Au nanoparticles on 4H-SiC. (b) Forward current–voltage characteristics of Au-nanoparticle embedded Ti/4H-SiC contact and particle-free Ti/4H-SiC control contact for different measurement temperatures (25, 100, 200 and 300 °C). Inset: comparison between the Schottky barrier height value of Au-nanoparticle-embedded Ti/4H-SiC contact and Ti/4H-SiC control contact, as a function of the measurement temperature. Figures adapted with permission from Ref. [80]. Copyright 2021 Elsevier Ltd.

From the comparison, carried out at four different measurement temperatures (25, 100, 200 and 300 °C), it was possible to point out that for each testing temperature, the I–V curve related to the Au-nanoparticle-embedded Ti/4H-SiC contact was shifted towards a lower voltage than the control sample (Figure 10b). The Schottky barrier height, derived by a fit in the linear region according to TE theory and reported in the inset of Figure 10b, was lowered


of 0.19 eV in the sample with nanoparticles. To explain this result, the authors invoked the enhancement of the electric field under the interface in the depletion region, due to the small size of the embedded particles and the large Schottky barrier height difference obtained by using two metals as Ti and Au. This is, in part, confirmed by theoretical calculation according to the Tung's dipole-layer approach [18].

Later on, other studies reported on Schottky contacts with Au- or Ag-nanoparticles embedded in a Ni-metal [82] or Al-metal [83] layer, obtaining a similar reduction of the Schottky barrier height, which was associated with a reduction of the metal work function induced by the presence of the interfacial nanoparticles.

Besides working on the barrier material, many efforts have been dedicated also to the preparation and treatments of the semiconductor surface, to obtain a higher degree of homogeneity of the contact.

As an example, the inhomogeneity observed in Schottky contacts to 4H-SiC could be reduced by suitable treatments of the semiconductor surface, such as passivation with the insertion of an insulating thin film between the semiconductor and the metal [84–86].


For example, Shi et al. [86] demonstrated that the presence of an ultrathin  $\text{Al}_2\text{O}_3$  layer, deposited on the semiconductor surface by atomic-layer deposition before the metal stack (Al 300 nm/Ti 100 nm) annealed at in Ar at 300 °C for 5 min (Figure 11a), enabled a reduction of the barrier height. Three different oxide-layer thicknesses were investigated in that work (0.8, 1.2 and 2 nm). The forward I–V characteristics, shown in Figure 11b for all the tested  $\text{Al}_2\text{O}_3$  thicknesses, indicated a reduction of the Schottky barrier height with the increase of the  $\text{Al}_2\text{O}_3$  thickness, down to a value lower than 1 eV (inset of Figure 11b). In particular, the cross-section TEM analyses showed that the insertion of  $\text{Al}_2\text{O}_3$  reduces the diffusion of Ti into 4H-SiC and, hence, the possible occurrence of solid-state reactions between metal and semiconductor. In this way, the formation of new titanium silicide and carbide phases is prevented, thus resulting in an improvement of the interface homogeneity.



**Figure 11.** (a) Schematic view of a Ti/4H-Si Schottky diode with the insertion of an ultrathin  $\text{Al}_2\text{O}_3$  layer between metal and semiconductor surface. (b) Forward I–V characteristics of the Ti/4H-SiC Schottky contact with increasing thickness of the inserted  $\text{Al}_2\text{O}_3$ -layer (0, 0.8, 1.2 and 2 nm). The trend of the Schottky barrier height as function of  $\text{Al}_2\text{O}_3$  thickness is reported in the inset. Panel (b) is adapted with permission from Ref. [86]. Copyright 2021 Elsevier Ltd.

In another case, the insertion of an ultrathin amorphous-hydrogenated SiC layer (a-SiC:H) in the Ti/4H-SiC contact has been assessed with promising results (see schematic view in Figure 12a) [87]. The amorphous layer, with a thickness between 0.7 and 4 nm, was grown on the 4H-SiC surface by means of plasma-enhanced chemical vapor deposition prior to Ti deposition. Thermal annealing in a vacuum at 600 °C was also performed. The value of the Schottky barrier height varied between 0.78 and 1.16 V. These values, derived from room temperature I–V measurements, are reported in Figure 12b. As one can see, the Schottky barrier height depends on the amorphous layer thickness and thermal annealing duration. Specifically, while a slight influence of the amorphous layer thickness was observed on


the Schottky barrier value, the duration of the 600 °C annealing, supposed to result in the formation of the  $Ti_5Si_3$  phase [88], had a more significant impact on the barrier height. In particular, the lowest barrier value was obtained after the longest annealing treatment.



**Figure 12.** (a) Schematic view of a Ti/4H-SiC contact with an ultrathin amorphous SiC:H layer inserted between Ti and 4H-SiC. (b) Barrier height  $\phi_B$  for different thicknesses of the amorphous layer and duration of the annealing treatment. Panel (b) adapted with permission from Ref. [87]). Copyright 2021 Elsevier Ltd.


Another method to modify, at atomic level, the surface where the Schottky contact is formed, consisted of the graphitization of the 4H-SiC surface [89,90]. It is known that as-grown monolayer graphene (MLG) on hexagonal SiC consists of a buffer layer (BL), similar to graphene but still covalently bond to SiC, plus a graphene overlayer [91]. The as-grown MLG contact exhibits ohmic characteristics, which have been explained by a low Schottky barrier height ( $\phi_B = 0.36 \pm 0.1$  eV) with SiC [92]. Such a low  $\phi_B$  value has been ascribed to the positively charged dangling Si bonds at the BL/SiC interface, which cause a Fermi level pinning of graphene close to the SiC conduction band, as well as a high n-type doping of graphene itself ( $n \approx 1 \times 10^{13} \text{ cm}^{-2}$ ) [92]. Differently, after an annealing treatment of the MLG in  $H_2$ -atmosphere, the covalent bonds between the BL and SiC break up and  $H_2$  saturates the dangling bonds, converting the electrically inactive BL into an additional real graphene layer [93]. This quasi-freestanding bilayer graphene (QFBLG) is moderately hole-doped ( $p \approx 8 \times 10^{12} \text{ cm}^{-2}$ ) and provides a Schottky contact to 4H-SiC [94]. As discussed by Hertel et al. [94], these two different graphene/4H-SiC interfaces can be used side-by-side on the same chip in a real 4H-SiC-based MESFET device, as illustrated in Figure 13. Specifically, the MLG on 4H-SiC is used as ohmic contact for the source and drain electrodes (marked as “contact graphene”), while the QFBLG/4H-SiC–Schottky interface serves as a gate electrode (marked as “gate graphene”) [94].

In this system, nanoscale conductive atomic force microscopy (C-AFM) on QFBLG showed a dependence of the Schottky barrier height on the diode area, from values in the range (0.9–1) eV obtained for large contacts, up to values approaching  $\sim 1.5$  eV for the smallest contacts. The behavior of this kind of contact was explained by considering that SiC step edges and facets are preferential current paths causing the effective lowering of the barrier. The reduced barrier height in these regions can be explained in terms of a reduced doping of QFBLG from SiC substrate at (11–20) step edges with respect to the p-type doping on the (0001) terraces [93].



**Figure 13.** Schematic view of graphene/4H-SiC-based transistor, with two different interfaces, i.e., MLG and QFBLG contact acting as ohmic and Schottky gate contacts, respectively. Figure adapted with permission from Ref. [94]). Copyright 2012 Nature Portfolio.

A final example regards the work of Lin et al. [95], who explored a new way to fabricate tunable Schottky diodes with ns-pulsed excimer laser (193 nm)-modified n-type single-crystal 4H-SiC. The diodes were analyzed both by macroscopic I–V measurements by using Au-layer as electrode and by nanoscale characterization by means of atomic force microscopy in PeakForce TUNA configuration, this latter schematized in Figure 14a. Particularly, as noticed from the macroscopic I–V characterization on pristine and irradiated contacts, the most notable change in the I–V behavior was observed for the contact exposed to 2 J/cm<sup>2</sup> (not shown here). For the contact irradiated at such fluence, the nanoscale I–V characterization for different numbers of pulses (1–20 pulses), directly on the bare laser-exposed surface of the semiconductor, showed a rectifying electrical behavior of the contact, with the Schottky barrier increasing from 0.38 up to 1.82 V in the range 3–20 pulses (reported in Figure 14b). A combined analysis with Raman spectroscopy for the sample irradiated at 2 J/cm<sup>2</sup> demonstrated a graphitization of the 4H-SiC surface after laser irradiation, which is probably at the base of the barrier height increase in contact to the laser-modified 4H-SiC surface. For fluence as high as 5 J/cm<sup>2</sup>, the appearance of the peak corresponding to monocrystalline silicon (~520 cm<sup>-1</sup>) was observed.



**Figure 14.** Nanoscale current–voltage characterization (by PeakForce TUNA mode of AFM) of Au/4H-SiC contact to laser-irradiated semiconductor surface: (a) scheme of the nanoscale current–voltage measurement set-up; (b) Schottky barrier height values extrapolated by I–V analysis for 4H-SiC surface irradiated with different pulse numbers. Figure adapted with permission from Ref. [95]. Copyright 2021 Elsevier Ltd.

### 3.2. N-Type Doping of the Interface


The capability of 4H-SiC to sustain a high electric field (if compared to conventional semiconductors, such as Si) enables the possibility of tailoring the Schottky barrier height by varying the doping concentration (and hence the electric field) below the contact. If, under reverse bias, the effect of a larger electric field has been widely investigated with an



experimentally observed larger leakage current explained by the *TFE* model [96,97] and mitigated by the use of the JBS layout, under forward bias, the effect of a modification of the electric field requires deeper understanding. For instance, ion-irradiation-induced damage below the interface in Ti/4H-SiC Schottky diodes showed the possibility of increasing the barrier height by a deactivation of the dopant and a reduction of the electric field at the interface following a re-ordering of the crystal structure [98].

On the other hand, as mentioned above, a way to increase the electric field consists of increasing the doping concentration in the semiconductor below the contact layer. In this context, it is interesting to study the effects on the barrier height and carrier transport mechanisms in a heavily-doped 4H-SiC layer [19,99]. Hara et al. [19] studied the dependence of the barrier height and forward carrier transport mechanism on the doping concentration  $N_D$  in Ni/SiC Schottky barrier diodes with 4H-SiC epitaxial layer. In particular, they investigated a range of doping concentrations, varying from  $6.8 \times 10^{15}$  up to  $1.8 \times 10^{19} \text{ cm}^{-3}$ . The increase in the doping concentration entailed a shift of the forward I–V characteristics (that means larger current observed for higher doping concentration for a given voltage value). This shift corresponded to a lower turn-on voltage, increasingly stronger from the lightly-doped sample ( $N_D = 6.8 \times 10^{15} \text{ cm}^{-3}$ ) to the heavily-doped sample ( $N_D = 1.8 \times 10^{19} \text{ cm}^{-3}$ ). On the other hand, a modification was observed for the predominant current transport mechanism, sweeping from TE to a *TFE* mechanism for a higher doping concentration ( $N_D > 2.6 \times 10^{17} \text{ cm}^{-3}$ ).

The predominance of the *TFE* mechanism for Schottky contacts on a heavily-doped 4H-SiC layer was also demonstrated for Ni/4H-SiC with a n+-type implanted layer of 4H-SiC ( $N_D = 1.97 \times 10^{19} \text{ cm}^{-3}$ ) [100], whose forward  $J$ - $V_F$  characteristics are shown in Figure 15a. The inset reports the schematic energy band diagram for the metal/4H-SiC interface when a *TFE* current transport mechanism is predominant. This contact exhibited a lower value of turn-on voltage if compared to a reference Ni/4H-SiC contact formed on the 4H-SiC epilayer without implanted layer and standard epitaxial layer doping concentration, as clearly highlighted by the graph in Figure 15b. The possible increase of the leakage current could be mitigated by an appropriate choice of the device layout, as in the JBS diode. This last point was theoretically investigated in Ref. [100].



**Figure 15.** (a) Forward current density–voltage characteristics (open symbols) for Ni/n-type implanted-4H-SiC Schottky diode and fitting curve according to the *TFE* model (continuous line). In the inset, schematic energy band diagram for the metal/4H-SiC contact under forward bias, according to the *TFE* current transport mechanism. (b) Forward current density–voltage characteristics of the Ni Schottky contacts to n-type 4H-SiC with or without a heavily doped n-type implanted layer. (Figure extracted from Ref. [100]).

#### 4. Conclusions

In this paper, we overviewed some approaches applied in the 4H-SiC Schottky contact development in order to improve the performance of the Schottky devices.

After a short discussion on the fundamentals of the metal/4H-SiC Schottky contact formation and the typical electrical characterization by I–V measurements, we pointed out the well-established technology of Schottky diodes, using Ti or Ni-based Schottky barriers and discussed the current solutions, including the most promising low work function and highly chemically stable metallization schemes and appropriate diode layouts. Then, we presented some unconventional methods based on the manipulation of the metal/semiconductor interface and aimed at an improved control of the Schottky properties of the contact. As a matter of fact, although the metal/4H-SiC system has been studied for a long time, many aspects in the contact formation are still unclear and require a deeper understanding, both from a fundamental and a technological standpoint, in order to obtain superior control of the Schottky contact electrical properties.

Nevertheless, some solutions have shown interesting outcomes. For instance, the introduction of metal nanoparticles in the metal layer has been considered for the advantages given in terms of barrier reduction. Other solutions act on the semiconductor side, for example, with treatments before metal deposition, in order to homogenize the surface and narrow the barrier heights and ideality factor distribution. The effects on the Schottky barrier related to an increase of the doping density of the semiconductor layer have also been investigated. Although these are early studies, they are very promising for the practical implications in Schottky diode technology. In fact, in addition to an improvement of the electrical properties in terms of uniformity, these solutions addressed the superior control of the Schottky barrier height, with the ultimate capability to tailor and tune its value. Besides the possibility of obtaining insight into the physical characteristics of the Schottky contact, this aspect is of particular interest for the device makers, for the development of a new class of Schottky diodes with tailored characteristics.

**Author Contributions:** Writing—original draft preparation, experimental investigation and data analyses M.V.; writing—review and editing, M.V., F.R. and F.G.; conceptualization, supervision, project management and funding acquisition, F.R. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was in part funded by the ECSEL-JU project REACTION (first and euRopEan siC eigTh Inches pilOt liNe), Grant Agreement No. 783158.

**Institutional Review Board Statement:** Not applicable.

**Informed Consent Statement:** Not applicable.

**Data Availability Statement:** The data that support the findings of this study are available from the corresponding author upon reasonable request.

**Acknowledgments:** The authors would like to acknowledge their colleagues G. Greco, P. Fiorenza and R. Lo Nigro from CNR-IMM and G. Bellocchi and S. Rascunà from STMicroelectronics for fruitful discussions. S. Di Franco (CNR-IMM) is acknowledged for his technical support during device fabrication.

**Conflicts of Interest:** The authors declare no conflict of interest.

#### References

1. Ren, F.; Zopler, J.C. *Wide Band Gap Electronic Devices*; World Scientific Publishing: Singapore, 2003.
2. Roccaforte, F.; Fiorenza, P.; Greco, G.; Nigro, R.L.; Giannazzo, F.; Iucolano, F.; Saggio, M. Emerging trends in wide band gap semiconductors (SiC and GaN) technology for power devices. *Microelectron. Eng.* **2018**, *187–188*, 66–77. [[CrossRef](#)]
3. She, X.; Huang, A.Q.; Lucia, O.; Ozpineci, B. Review of Silicon Carbide Power Devices and Their Applications. *IEEE Trans. Ind. Electron.* **2017**, *64*, 8193–8205. [[CrossRef](#)]
4. Kimoto, T.; Cooper, J.A. *Fundamentals of Silicon Carbide Technology*; John Wiley & Sons: Singapore, 2014; p. 20.
5. Kimoto, T. Material science and device physics in SiC technology for high-voltage power devices. *Jpn. J. Appl. Phys.* **2015**, *54*, 040103. [[CrossRef](#)]

6. STMicroelectronics. Silicon-Carbide—STPower SiC MOSFETs and SiC Diodes, Industrial and Automotive-STMicroelectronics. Available online: <https://www.st.com/en/sic-devices.html> (accessed on 9 April 2021).
7. Wolfspeed. Power Products. Available online: <https://www.wolfspeed.com/power/products> (accessed on 9 April 2021).
8. ROHM Co., Ltd. Silicon-Carbide (SiC) Power Devices. Discrete Semiconductors. ROHM Semiconductor-ROHM Co., Ltd. Available online: <https://www.rohm.com/products/sic-power-devices> (accessed on 9 April 2021).
9. Roccaforte, F.; Brezeanu, G.; Gammon, P.M.; Giannazzo, F.; Rascunà, S.; Saggio, M. Schottky contacts to silicon carbide: Physics, technology and applications. In *Advancing Silicon Carbide Electronics Technology I*; Zekentes, K., Vasilevskiy, K., Eds.; Materials Research Foundations LLC: Millersville, PA, USA, 2018; Volume 37, pp. 127–190.
10. Schottky, W. Zur Halbleitertheorie der Sperrschicht- und Spitzengleichrichter. *Eur. Phys. J. A* **1939**, *113*, 367–414. [[CrossRef](#)]
11. Mott, N.F. The theory of crystal rectifiers. *Proc. R. Soc. A* **1939**, *171*, 27–38. [[CrossRef](#)]
12. Sze, S.M.; Kwok, K.N. *Physics of Semiconductor Devices*; John Wiley & Sons: Hoboken, NJ, USA, 2007.
13. Lide, D.R. (Ed.) Physical Constants of Organic Compounds. In *CRC Handbook of Chemistry and Physics*; Internet Version 2005; CRC Press: Boca Raton, FL, USA, 2005.
14. Davydov, S.Y. On the electron affinity of silicon carbide polytypes. *Semiconductors* **2007**, *41*, 696–698. [[CrossRef](#)]
15. Roccaforte, F.; Giannazzo, F.; Iucolano, F.; Eriksson, J.; Weng, M.H.; Raineri, V. Surface and interface issues in wide band gap semiconductor electronics. *Appl. Surf. Sci.* **2010**, *256*, 5727–5735. [[CrossRef](#)]
16. Badila, M.; Brezeanu, G.; Millan, J.; Godignon, P.; Banu, V. Silicon carbide Schottky and ohmic contact process dependence. *Diam. Relat. Mater.* **2002**, *11*, 1258–1262. [[CrossRef](#)]
17. Tung, R.T. Electron transport at metal-semiconductor interfaces: General theory. *Phys. Rev. B* **1992**, *45*, 13509–13523. [[CrossRef](#)]
18. Tung, R.T. The physics and chemistry of the Schottky barrier height. *Appl. Phys. Rev.* **2014**, *1*, 011304. [[CrossRef](#)]
19. Hara, M.; Asada, S.; Maeda, T.; Kimoto, T. Forward thermionic field emission transport and significant image force lowering caused by high electric field at metal/heavily-doped SiC Schottky interfaces. *Appl. Phys. Express* **2020**, *13*, 041001. [[CrossRef](#)]
20. Yakimova, R.; Hemmingsson, C.; Macmillan, M.F.; Yakimov, T.; Janzén, E. Barrier height determination for n-type 4H-SiC schottky contacts made using various metals. *J. Electron. Mater.* **1998**, *27*, 871–875. [[CrossRef](#)]
21. Werner, J.H.; Güttler, H.H. Barrier inhomogeneities at Schottky contacts. *J. Appl. Phys.* **1991**, *69*, 1522–1533. [[CrossRef](#)]
22. Schroder, D.K. *Semiconductor Material and Device Characterization*; John Wiley & Sons: Hoboken, NJ, USA, 2006.
23. Roccaforte, F.; La Via, F.; Raineri, V.; Pierobon, R.; Zanoni, E. Richardson’s constant in inhomogeneous silicon carbide Schottky contacts. *J. Appl. Phys.* **2003**, *93*, 9137–9144. [[CrossRef](#)]
24. Roccaforte, F.; La Via, F.; Raineri, V. Ohmic contacts to sic. *Int. J. High Speed Electron. Syst.* **2005**, *15*, 781–820. [[CrossRef](#)]
25. Padovani, F.A.; Stratton, R. Field and thermionic-field emission in Schottky barriers. *Solid-State Electron.* **1966**, *9*, 695–707. [[CrossRef](#)]
26. Pensl, G.; Ciobanu, F.; Frank, M.; Krieger, M.; Reshanov, S.; Schmid, F.; Weidner, M. SiC-Materials and Devices. In *Selected Topics in Electronics and Systems*; Shur, M., Romyantsev, S., Levinshtein, M., Eds.; World Scientific Publishing: Singapore, 2006; Volume 40, pp. 1–41.
27. Itoh, A.; Kimoto, T.; Matsunami, H. High performance of high-voltage 4H-SiC Schottky barrier diodes. *IEEE Electron. Device Lett.* **1995**, *16*, 280–282. [[CrossRef](#)]
28. Park, J.S.; Landry, K.; Perepezko, J. Kinetic control of silicon carbide/metal reactions. *Mater. Sci. Eng. A Struct.* **1999**, *259*, 279–286. [[CrossRef](#)]
29. Perrone, D.; Naretto, M.; Ferrero, S.; Scaltrito, L.; Pirri, C.F. 4H-SiC Schottky Barrier Diodes Using Mo-, Ti- and Ni-Based Contacts. *Mater. Sci. Forum* **2009**, *615–617*, 647–650. [[CrossRef](#)]
30. Lee, S.-K.; Zetterling, C.-M.; Ostling, M. Schottky diode formation and characterization of titanium tungsten to n- and p-type 4H silicon carbide. *J. Appl. Phys.* **2000**, *87*, 8039–8044. [[CrossRef](#)]
31. Ramesha, C.K.; Reddy, V.R. Influence of annealing temperature on the electrical and structural properties of palladium Schottky contacts on n-type 4H-SiC. *Superlattices Microstruct.* **2014**, *76*, 55–65. [[CrossRef](#)]
32. Huang, L.; Wang, D. Temperature dependent electrical characteristics of Pt Schottky barriers fabricated on lightly and highly doped n-type 4H-SiC. *Jpn. J. Appl. Phys.* **2015**, *54*, 114101. [[CrossRef](#)]
33. Gora, V.E.; Chawanda, A.; Nyamhere, C.; Auret, F.D.; Mazunga, F.; Jaure, T.; Chibaya, B.; Omotoso, E.; Danga, H.T.; Tunhuma, S.M. Comparison of nickel, cobalt, palladium, and tungsten Schottky contacts on n-4 H -silicon carbide. *Phys. B Condens. Matter* **2018**, *535*, 333–337. [[CrossRef](#)]
34. Choi, K.J.; Han, S.Y.; Lee, J.-L. Degradation mechanism of Schottky diodes on inductively coupled plasma-etched n-type 4H-SiC. *J. Appl. Phys.* **2003**, *94*, 1765–1768. [[CrossRef](#)]
35. Oder, T.N.; Kundeti, K.C.; Borucki, N.; Isukapati, S.B. Effects of deposition temperature on the electrical properties of Ti/SiC Schottky barrier diodes. *AIP Adv.* **2017**, *7*, 125311. [[CrossRef](#)]
36. Itoh, A.; Matsunami, H. Analysis of Schottky Barrier Heights of Metal/SiC Contacts and Its Possible Application to High-Voltage Rectifying Devices. *Phys. Status Solidi* **1997**, *162*, 389–408. [[CrossRef](#)]
37. Nakamura, T.; Miyanagi, T.; Kamata, I.; Jikimoto, T.; Tsuchida, H. A 4.15 kV 9.07-Ω cm<sup>2</sup> 4H-SiC Schottky-barrier diode using Mo contact annealed at high temperature. *IEEE Electron. Device Lett.* **2005**, *26*, 99–101. [[CrossRef](#)]
38. Kang, I.-H.; Kim, S.-C.; Moon, J.-H.; Bahng, W.; Kim, N.-K. Fabrication of a 600-V/20-A 4H-SiC schottky barrier diode. *J. Korean Phys. Soc.* **2014**, *64*, 1886–1891. [[CrossRef](#)]

39. Vivona, M.; Bellocchi, G.; Nigro, R.L.; Rascuna, S.; Roccaforte, F. Electrical evolution of W and WC Schottky contacts on 4H-SiC at different annealing temperatures. *Semicond. Sci. Technol.* **2022**, *37*, 015012. [[CrossRef](#)]
40. Toumi, S.; Ouennoughi, Z.; Weiss, R. Temperature analysis of the Gaussian distribution modeling the barrier height inhomogeneity in the Tungsten/4H-SiC Schottky diode. *Appl. Phys. A* **2021**, *127*, 1–8. [[CrossRef](#)]
41. Hong, J.; Kim, K.H.; Kim, K.H. Rectifying Characteristics of Thermally Treated Mo/SiC Schottky Contact. *Coatings* **2019**, *9*, 388. [[CrossRef](#)]
42. Kwietniewski, N.; Sochacki, M.; Szmidi, J.; Guziewicz, M.; Kaminska, E.; Piotrowska, A. Influence of surface cleaning effects on properties of Schottky diodes on 4H-SiC. *Appl. Surf. Sci.* **2008**, *254*, 8106–8110. [[CrossRef](#)]
43. Saxena, V.; Su, J.N.; Steckl, A.J. High-voltage Ni- and Pt-SiC Schottky diodes utilizing metal field plate termination. *IEEE Trans. Electron. Devices* **1999**, *46*, 456–464. [[CrossRef](#)]
44. Shalish, I.; De Oliveira, C.E.M.; Shapira, Y.; Burstein, L.; Eizenberg, M. Thermal stability of Pt Schottky contacts to 4H-SiC. *J. Appl. Phys.* **2000**, *88*, 5724–5728. [[CrossRef](#)]
45. Schlüter, M. Chemical trends in metal-semiconductor barrier heights. *Phys. Rev. B* **1978**, *17*, 5044–5047. [[CrossRef](#)]
46. Mönch, W. *Silicon Carbide: Recent Major Advances*; Choyke, W.J., Matsunami, H., Pensl, G., Eds.; Springer: Berlin/Heidelberg, Germany, 2004.
47. Roccaforte, F.; Vivona, M.; Greco, G.; Nigro, R.L.; Giannazzo, F.; Rascunà, S.; Saggio, M. Metal/Semiconductor Contacts to Silicon Carbide: Physics and Technology. *Mater. Sci. Forum* **2018**, *924*, 339–344. [[CrossRef](#)]
48. Rupp, R.; Elpelt, R.; Gerlach, R.; Schomer, R.; Draghici, M. A new SiC diode with significantly reduced threshold voltage. In Proceedings of the 2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD), Sapporo, Japan, 28 May–1 June 2017; pp. 355–358. [[CrossRef](#)]
49. Pristavu, G.; Brezeanu, G.; Pascu, R.; Drăghici, F.; Bădilă, M. Characterization of non-uniform Ni/4H-SiC Schottky diodes for improved responsivity in high-temperature sensing. *Mater. Sci. Semicond. Process.* **2019**, *94*, 64–69. [[CrossRef](#)]
50. Sciuto, A.; Roccaforte, F.; Raineri, V. Electro-optical response of ion-irradiated 4H-SiC Schottky ultraviolet photodetectors. *Appl. Phys. Lett.* **2008**, *92*, 093505. [[CrossRef](#)]
51. Sciuto, A.; Roccaforte, F.; Di Franco, S.; Raineri, V.; Billotta, S.; Bonanno, G. Photocurrent gain in 4H-SiC interdigit Schottky UV detectors with a thermally grown oxide layer. *Appl. Phys. Lett.* **2007**, *90*, 223507. [[CrossRef](#)]
52. Morisette, D.T.; Cooper, J.A., Jr. Theoretical comparison of SiC PiN and Schottky diodes based on power dissipation considerations. *IEEE Trans. Electron. Devices* **2002**, *49*, 1657–1664. [[CrossRef](#)]
53. Baliga, J.B. *Modern Power Devices*, 1st ed.; Wiley-Interscience: New York, NY, USA, 1987.
54. Mehrotra, M.; Baliga, B.J. Trench MOS Barrier Schottky (TMBS) rectifier: A Schottky rectifier with higher than parallel plane breakdown voltage. *Solid-State Electron.* **1995**, *38*, 801–806. [[CrossRef](#)]
55. Zhang, Q.; Madangarli, V.; Sudarshan, T. SiC planar MOS-Schottky diode: A high voltage Schottky diode with low leakage current. *Solid-State Electron.* **2001**, *45*, 1085–1089. [[CrossRef](#)]
56. Schoen, K.J.; Henning, J.P.; Woodall, J.M.; Coopern, J.A., Jr.; Melloch, M.R. A Dual-Metal-Trench Schottky Pinch-Rectifier in 4H-SiC. *IEEE Electron. Dev. Lett.* **1998**, *19*, 97. [[CrossRef](#)]
57. Roccaforte, F.; La Via, F.; La Magna, A.; Di Franco, S.; Raineri, V. Silicon carbide pinch rectifiers using a dual-metal Ti-Ni/sub 2/Si Schottky barrier. *IEEE Trans. Electron. Devices* **2003**, *50*, 1741–1747. [[CrossRef](#)]
58. Perez, R.; Mestres, N.; Vellvehi, M.; Godignon, P.; Millan, J. Analysis of 1.2 kV JBS rectifiers fabricated in 4H-SiC. *Semicond. Sci. Technol.* **2006**, *21*, 670–676. [[CrossRef](#)]
59. Singh, R.; Capell, D.C.; Hefner, A.R.; Lai, J.; Palmour, J.W. High-power 4H-SiC JBS rectifiers. *IEEE Trans. Electron. Devices* **2002**, *49*, 2054–2063. [[CrossRef](#)]
60. Dahlquist, F.; Lendenmann, H.; Östling, M. A High Performance JBS Rectifier—Design Considerations. *Mater. Sci. Forum* **2001**, *353–356*, 683–686. [[CrossRef](#)]
61. Baliga, B.J. *Silicon Carbide Power Devices*; World Scientific Publishing: Singapore, 2005.
62. Berthou, M.; Godignon, P.; Montserrat, J.M.; Millan, J.D.R.; Planson, D. Study of 4H-SiC JBS Diodes Fabricated with Tungsten Schottky Barrier. *J. Electron. Mater.* **2011**, *40*, 2355–2362. [[CrossRef](#)]
63. Renz, A.B.; Shah, V.A.; Vavasour, O.J.; Bonyadi, Y.; Li, F.; Dai, T.; Baker, G.W.C.; Hindmarsh, S.; Han, Y.; Walker, M.; et al. The improvement of Mo/4H-SiC Schottky diodes via a P2O5 surface passivation treatment. *J. Appl. Phys.* **2020**, *127*, 025704. [[CrossRef](#)]
64. Zaman, M.Y.; Perrone, D.; Ferrero, S.; Scaltrito, L.; Naretto, M. Barrier Inhomogeneities of a Medium Size Mo/4H-SiC Schottky Diode. *Mater. Sci. Forum* **2012**, *711*, 188–192. [[CrossRef](#)]
65. Ouennoughi, Z.; Toumi, S.; Weiss, R. Study of barrier inhomogeneities using I–V–T characteristics of Mo/4H-SiC Schottky diode. *Phys. B Condens. Matter* **2015**, *456*, 176–181. [[CrossRef](#)]
66. Zhang, T.; Raynaud, C.; Planson, D. Measure and analysis of 4H-SiC Schottky barrier height with Mo contacts. *Eur. Phys. J. Appl. Phys.* **2019**, *85*, 10102. [[CrossRef](#)]
67. Zeghdar, K.; Dehimi, L.; Pezzimenti, F.; Megherbi, M.L.; Della Corte, F.G. Analysis of the Electrical Characteristics of Mo/4H-SiC Schottky Barrier Diodes for Temperature-Sensing Applications. *J. Electron. Mater.* **2020**, *49*, 1322–1329. [[CrossRef](#)]
68. Okamoto, D.; Yano, H.; Hirata, K.; Hatayama, T.; Fuyuki, T. Improved Inversion Channel Mobility in 4H-SiC MOSFETs on Si Face Utilizing Phosphorus-Doped Gate Oxide. *IEEE Electron Device Lett.* **2010**, *31*, 710–712. [[CrossRef](#)]

69. Fiorenza, P.; Swanson, L.K.; Vivona, M.; Giannazzo, F.; Bongiorno, C.; Frazzetto, A.; Roccaforte, F. Comparative study of gate oxide in 4H-SiC lateral MOSFETs subjected to post-deposition-annealing in N<sub>2</sub>O and POCl<sub>3</sub>. *Appl. Phys. A* **2014**, *115*, 333–339. [[CrossRef](#)]
70. Sharma, Y.K.; Ahyi, A.C.; Issacs-Smith, T.; Shen, X.; Pantelides, S.B.; Zhu, X.; Feldman, L.C.; Rozen, J.; Williams, J.R. Phosphorous passivation of the SiO<sub>2</sub>/4H-SiC interface. *Solid-State Electron.* **2012**, *68*, 103–107. [[CrossRef](#)]
71. Katsuno, T.; Watanabe, Y.; Fujiwara, H.; Konishi, M.; Naruoka, H.; Morimoto, J.; Morino, T.; Endo, T. Analysis of surface morphology at leakage current sources of 4H-SiC Schottky barrier diodes. *Appl. Phys. Lett.* **2011**, *98*, 222111. [[CrossRef](#)]
72. Stober, L.; Konrath, J.P.; Patocka, F.; Schneider, M.; Schmid, U. Controlling 4H-SiC Schottky Barriers by Molybdenum and Molybdenum Nitride as Contact Materials. *IEEE Trans. Electron. Devices* **2016**, *63*, 578–583. [[CrossRef](#)]
73. Hamida, A.F.; Ouennoughi, Z.; Sellai, A.; Weiss, R.; Ryssel, H. Barrier inhomogeneities of tungsten Schottky diodes on 4H-SiC. *Semicond. Sci. Technol.* **2008**, *23*, 045005. [[CrossRef](#)]
74. Toumi, S.; Ferhat-Hamida, A.; Boussouar, L.; Sellai, A.; Ouennoughi, Z.; Ryssel, H. Gaussian distribution of inhomogeneous barrier height in tungsten/4H-SiC (000-1) Schottky diodes. *Microelectron. Eng.* **2009**, *86*, 303–309. [[CrossRef](#)]
75. Suzuki, T.; Wakabayashi, H.; Tsutsui, K.; Iwai, H.; Kakushima, K. Laminated Mo/C Electrodes for 4H-SiC Schottky Barrier Diodes with Ideal Interface Characteristics. *IEEE Electron. Device Lett.* **2016**, *37*, 618–620. [[CrossRef](#)]
76. Knoll, L.; Teodorescu, V.; Minamisawa, R.A. Ultra-Thin Epitaxial Tungsten Carbide Schottky Contacts in 4H-SiC. *IEEE Electron. Device Lett.* **2016**, *37*, 1318–1320. [[CrossRef](#)]
77. Chen, K.-H.; Cao, F.; Yang, Z.-Y.; Li, X.-J.; Yang, J.-Q.; Shi, D.-K.; Wang, Y. Improved interface characteristics of Mo/4H-SiC schottky contact. *Solid-State Electron.* **2021**, *185*, 108152. [[CrossRef](#)]
78. Vivona, M.; Greco, G.; Bellocchi, G.; Zumbo, L.; Di Franco, S.; Saggio, M.; Rascunà, S.; Roccaforte, F. Electrical properties of inhomogeneous tungsten carbide Schottky barrier on 4H-SiC. *J. Phys. D Appl. Phys.* **2021**, *54*, 055101. [[CrossRef](#)]
79. Bellocchi, G.; Vivona, M.; Bongiorno, C.; Badalà, P.; Bassi, A.; Rascuna, S.; Roccaforte, F. Barrier height tuning in Ti/4H-SiC Schottky diodes. *Solid-State Electron.* **2021**, *186*, 108042. [[CrossRef](#)]
80. Lee, S.-K.; Zetterling, C.-M.; Östling, M.; Åberg, I.; Magnusson, M.H.; Deppert, K.; Wernersson, L.-E.; Samuelson, L.; Litwin, A. Reduction of the Schottky barrier height on silicon carbide using Au nano-particles. *Solid-State Electron.* **2002**, *46*, 1433–1440. [[CrossRef](#)]
81. Ruffino, F.; Crupi, I.; Irrera, A.; Grimaldi, M.G. Pd/Au/SiC Nanostructured Diodes for Nanoelectronics: Room Temperature Electrical Properties. *IEEE Trans. Nanotechnol.* **2010**, *9*, 414–421. [[CrossRef](#)]
82. Kang, M.-S.; Ahn, J.-J.; Moon, K.-S.; Koo, S.-M. Metal work-function-dependent barrier height of Ni contacts with metal-embedded nanoparticles to 4H-SiC. *Nanoscale Res. Lett.* **2012**, *7*, 75. [[CrossRef](#)] [[PubMed](#)]
83. Gorji, M.S.; Cheong, K.Y. Au nanoparticles embedded at the interface of Al/4H-SiC Schottky contacts for current density enhancement. *Appl. Phys. A* **2015**, *118*, 315–325. [[CrossRef](#)]
84. Kumta, A.; Rusli; Xia, J.H. Passivation of 4H-SiC Schottky barrier diodes using aluminum based dielectrics. *Solid-State Electron.* **2009**, *53*, 204–210. [[CrossRef](#)]
85. Tsui, B.-Y.; Cheng, J.-C.; Lee, L.-S.; Lee, C.-Y.; Tsai, M.-J. Schottky barrier height modification of metal/4H-SiC contact using ultrathin TiO<sub>2</sub> insertion method. *Jpn. J. Appl. Phys.* **2014**, *53*, 04EP10. [[CrossRef](#)]
86. Shi, D.-K.; Wang, Y.; Wu, X.; Yang, Z.-Y.; Li, X.-J.; Yang, J.-Q.; Cao, F. Improving the barrier inhomogeneity of 4H-SiC Schottky diodes by inserting Al<sub>2</sub>O<sub>3</sub> interface layer. *Solid-State Electron.* **2021**, *180*, 107992. [[CrossRef](#)]
87. Triendl, F.; Pfusterschmied, G.; Berger, C.; Schwarz, S.; Artner, W.; Schmid, U. Ti/4H-SiC schottky barrier modulation by ultrathin a-SiC:H interface layer. *Thin Solid Films* **2021**, *721*, 138539. [[CrossRef](#)]
88. Defives, D.; Durand, O.; Wyczisk, F.; Olivier, J.; Noblanc, O.; Brylinski, C. Thermal Annealing Effect on TiN/Ti Layers on 4H-SiC: Metal-Semiconductor Interface Characterization. *Mater. Sci. Forum* **2000**, *338–342*, 411–414. [[CrossRef](#)]
89. Giannazzo, F.; Deretzis, I.; Nicotra, G.; Fisichella, G.; Ramasse, Q.M.; Spinella, C.; Roccaforte, F.; La Magna, A. High resolution study of structural and electronic properties of epitaxial graphene grown on off-axis 4H-SiC (0001). *J. Cryst. Growth* **2014**, *393*, 150–155. [[CrossRef](#)]
90. Giannazzo, F.; Hertel, S.; Albert, A.; Fisichella, G.; La Magna, A.; Roccaforte, F.; Krieger, M.; Weber, H.B. Electrical Properties of Hydrogen Intercalated Epitaxial Graphene/SiC Interface Investigated by Nanoscale Current Mapping. *Mater. Sci. Forum* **2015**, *821–823*, 929–932. [[CrossRef](#)]
91. Varchon, F.; Feng, R.; Hass, J.; Li, X.; Nguyen, B.N.; Naud, C.; Mallet, P.; Veuillen, J.-Y.; Berger, C.; Conrad, E.H.; et al. Electronic Structure of Epitaxial Graphene Layers on SiC: Effect of the Substrate. *Phys. Rev. Lett.* **2007**, *99*, 126805. [[CrossRef](#)] [[PubMed](#)]
92. Sonde, S.; Giannazzo, F.; Raineri, V.; Yakimova, R.; Huntzinger, J.-R.; Tiberj, A.; Camassel, J. Electrical properties of the graphene/4H-SiC(0001) interface probed by scanning current spectroscopy. *Phys. Rev. B* **2009**, *80*, 241406. [[CrossRef](#)]
93. Riedl, C.; Coletti, C.; Iwasaki, T.; Zakharov, A.A.; Starke, U. Quasi-Free-Standing Epitaxial Graphene on SiC Obtained by Hydrogen Intercalation. *Phys. Rev. Lett.* **2009**, *103*, 246804. [[CrossRef](#)] [[PubMed](#)]
94. Hertel, S.; Waldmann, D.; Jobst, J.; Albert, A.; Albrecht, M.; Reshanov, S.; Schöner, A.; Krieger, M.; Weber, H.B. Tailoring the graphene/silicon carbide interface for monolithic wafer-scale electronics. *Nat. Commun.* **2012**, *3*, 957. [[CrossRef](#)] [[PubMed](#)]
95. Lin, Z.; Ji, L.; Wu, Y.; Hu, L.; Yan, T.; Sun, Z. Laser-induced interfacial state changes enable tuning of the Schottky-barrier height in SiC. *Appl. Surf. Sci.* **2019**, *469*, 68–75. [[CrossRef](#)]

96. Treu, M.; Rupp, R.; Kapels, H.; Bartsch, W. Temperature Dependence of Forward and Reverse Characteristics of Ti, W, Ta and Ni Schottky Diodes on 4H-SiC. *Mater. Sci. Forum* **2001**, 353–356, 679–682. [[CrossRef](#)]
97. Hatakeyama, T.; Shinohe, T. Reverse Characteristics of a 4H-SiC Schottky Barrier Diode. *Mater. Sci. Forum* **2002**, 389–393, 1169–1172. [[CrossRef](#)]
98. Roccaforte, F.; Libertino, S.; Giannazzo, F.; Bongiorno, C.; La Via, F.; Raineri, V. Ion irradiation of inhomogeneous Schottky barriers on silicon carbide. *J. Appl. Phys.* **2005**, 97, 123502. [[CrossRef](#)]
99. Hara, M.; Kaneko, M.; Kimoto, T. Nearly Fermi-level-pinning-free interface in metal/heavily-doped SiC Schottky structures. *Jpn. J. Appl. Phys.* **2021**, 60, SBBD14. [[CrossRef](#)]
100. Vivona, M.; Greco, G.; Spera, M.; Fiorenza, P.; Giannazzo, F.; La Magna, A.; Roccaforte, F. Ni Schottky barrier on heavily doped phosphorous implanted 4H-SiC. *J. Phys. D Appl. Phys.* **2021**, 54, 445107. [[CrossRef](#)]