



**MiKyeong Choi, SeaHwan Kim [,](https://orcid.org/0009-0004-7852-6202) TaeJoon Noh, DongGil Kang and SeungBoo Jung \***

School of Advanced Materials Science & Engineering, Sungkyunkwan University, 2066 Seobu-ro, Jangan-gu, Suwon 16419, Republic of Korea; byclh@naver.com (M.C.); shboy2029@g.skku.edu (S.K.); hokujoon@skku.edu (T.N.); jeanne9910@skku.edu (D.K.)

**\*** Correspondence: sbjung@skku.edu; Tel.: +82-31-290-7359; Fax: +82-31-290-7371

**Abstract:** As stacking technologies, such as 2.5D and 3D packages, continue to accelerate in advanced semiconductor components, the singulation and thinning of Si wafers are becoming increasingly critical. Despite their importance in producing thinner and more reliable Si chips, achieving high reliability remains a challenge, and comprehensive research on the effects of these processing techniques on Si chip integrity is lacking. In this study, the impacts of wafer thinning and singulation on the fracture strength of Si wafers were systematically compared. Three different grinding processes, namely fine grinding, poly-grinding, and polishing, were used for thinning, and the resulting surface morphology and roughness were analyzed using scanning electron microscopy and an interferometer. In addition, the residual mechanical stress on the wafer surface was measured using Raman spectroscopy. The fracture strength of Si wafers and chips was assessed through three-point bending tests. Singulation, including blade dicing, laser dicing, and stealth dicing, was evaluated for its impact on fracture strength. Among these processes, polishing for wafer thinning exhibited the lowest full-width half maximum and intensity ratio of Raman shifts (I480/I520), indicating minimal residual stress and surface defects. Consequently, Si wafers and chips processed through polishing demonstrated the highest fracture strength. Moreover, the 60 µm thick Si wafers and chips showed the highest fracture strength compared with those with thicknesses of 90 and 120 µm, possibly because of the increased flexibility, which mitigates stress. Among the singulation methods, stealth dicing yielded the highest fracture strength, outperforming blade and laser dicing. The combination of wafer thinning via polishing and singulation via stealth dicing presents an optimal solution for producing highly reliable Si chips for 2.5D and 3D packaging. These findings may be valuable in selecting optimal processing technologies for high-reliability Si chip production in industrial settings.

**Keywords:** thinning; singulation; FWMH; Si wafer; Raman analysis; 2.5D/3D integration; semiconductor package

## **1. Introduction**

As the density of CPUs, GPUs, and AI chips, which are critical components in highperformance computing and cloud services, continues to increase, system design and architecture for achieving high performance have become increasingly vital. Consequently, advanced packaging technologies for AI and 5G applications are evolving toward 2.5D and 3D package structures or heterogeneous integrated packages that can accommodate the rapidly growing number of input/output (I/O) connections required for faster speeds [\[1](#page-10-0)[,2\]](#page-10-1).

Initially, advanced packaging possesses system-in-package and package-on-package (PoP) structures. However, at present, advanced packaging has evolved into 3D stacked package structures using a through-silicon via (TSV) technology to meet stringent design rules and thin form factor requirements [\[3–](#page-10-2)[5\]](#page-10-3). TSV-based 3D packaging has received considerable attention as a potential solution to address the limitations of conventional 2D scaling and I/O. As shown in Figure [1,](#page-1-0) 3D packages such as high-bandwidth memory (HBM) have



**Citation:** Choi, M.; Kim, S.; Noh, T.; Kang, D.; Jung, S. Si Characterization on Thinning and Singulation Processes for 2.5/3D HBM Package Integration. *Materials* **2024**, *17*, 5529. <https://doi.org/10.3390/ma17225529>

Academic Editor: Fabrizio Roccaforte

Received: 18 October 2024 Revised: 7 November 2024 Accepted: 10 November 2024 Published: 13 November 2024



**Copyright:** © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/)  $4.0/$ ).

**MDF** 

several advantages, including reduced signal loss, minimized connection delays, smaller form factors, and lower power consumption. Recently, considerable attention has been paid to improving productivity and reducing costs in high-volume manufacturing [\[6](#page-10-4)-10].

<span id="page-1-0"></span>

Figure 1. Advantages over 2D chip set for changing from 2D to 3D packages in structure: high bandwidth.

Traditionally, flip-chip ball grid array packages have been widely adopted for ad-Traditionally, flip-chip ball grid array packages have been widely adopted for advanced electronic packaging because of their high electrical performance and ability to vanced electronic packaging because of their high electrical performance and ability to support numerous I/O connections. However, the industry has shifted from 2D to 2.5D support numerous I/O connections. However, the industry has shifted from 2D to 2.5D and 3D package structures to enhance the functionality and performance of semiconductor packages. This transition has led to thinner Si chips, the increasing use of organic and Si interposers, and the need for optimized wafer thinning and singulation, both of which are essential for 3D packaging [\[11](#page-11-1)[–13\]](#page-11-2). As 3D packaging technologies continue to evolve, wafer thinning and singulation have re-emerged as critical technologies for ensuring the performance and reliability of advanced semiconductor packages. The ongoing development of 3D stack packaging has resulted in thinner Si chips, which reduce the overall package height, thereby promoting higher performance and smaller form factors. Thinner Si chips allow for higher design flexibility, lower electrical resistance, and enhanced signal charac-teristics within the stacked package [\[14\]](#page-11-3). In addition, thinner wafers provide improved heat dissipation characteristics because of the decreased thermal resistance, with different being reduced to as low as  $20 \mu m$  [\[15\]](#page-11-4). In addition, there are some famous studies about being reduced to as low as 20  $\mu$ m [15]. In addition, there are some famous stadies about the electronic devices on Si substrates: thermoelectric device, memory, etc. In the case of the electronic devices on Sr substrates: thermoelectric device, memory, etc. in the case of thermoelectric device application, Si nanodots and Si films containing epitaxially grown In the case of thermoelectric device application, Si nanodots and Si films containing epi-Ge nanodots were introduced with reduced thermal conductivity and the conservation of de nanodots were introduced with reduced thermal conductivity and the conductivity of high electrical conductivity as Si-based thermoelectric materials [\[16\]](#page-11-5). At the other repreelectrical conductivity as Si-based dictricescentre materials [16]. At the cuter representative memory application, the doping amount of a silicon substrate can provide for different synaptic functions, which include long-term memory and short-term memory in a TiO<sub>2</sub>-based resistive memory device with a silicon bottom electrode [\[17\]](#page-11-6). dissipation characteristics because of the decreased thermal resistance, with thicknesses

In general, Si wafer thinning involves steps such as grinding, etching, and polishing, each requiring precision and uniformity. Wafer singulation, which separates individual Si chips from the wafer, is generally carried out through dicing or sawing. This process demands high accuracy to prevent damage to the delicate Si chips. Advanced techniques such as laser dicing provide higher precision and lower stress compared with traditional mechanical dicing, and they have received considerable attention in recent years.

Considering that silicon is inherently a hard and brittle material, mechanical grinding is commonly used to achieve the target wafer thickness. Most grinding systems employ a two- or three-step process, starting with coarse grinding to quickly remove up to 80% of the wafer, followed by fine grinding to reduce surface roughness and minimize damage to the wafer. According to Chen et al. [18], the back-grinding of Si wafers can introduce defects such as microcracks and amorphous regions on the wafer surface. Although singlecrystal silicon is inherently stable, these defects reduce its fracture strength. However, McLellan et al. reported that the fracture strength of Si wafers increases as the surface quality improves following thinning [\[19\]](#page-11-8).

Despite these improvements, 3D stacked packages such as HBM require thin Si chips, which leads to a higher frequency of microcracks during wafer thinning. Thus, grinding such as micro-grinding, poly-grinding, and polishing must be carefully selected and applied

in sequence to minimize residual stress and surface defects, thereby enhancing the fracture strength of Si chips.

Furthermore, Si wafers are singulated into smaller Si chips. Thus, their fracture strength may decrease further during this process. Therefore, understanding the effects of various singulation techniques on the fracture strength of Si chips is necessary to minimize any potential degradation [\[20](#page-11-9)[,21\]](#page-11-10). In recent years, wafer thinning and singulation have become the critical manufacturing steps in advanced HBM, PoP, 2.5D, high density TSV (through-silicon vias) and 3D semiconductor packaging [\[22–](#page-11-11)[24\]](#page-11-12). For example, laser dicing, a widely used singulation method for thin Si wafers, has received attention in the semiconductor industry because of its cost-effectiveness, faster cutting speed, reduced damage, and narrower kerf width compared with traditional blade dicing [\[25\]](#page-11-13).

In this study, we compared the fracture strength of Si wafers with three different thicknesses (60, 90, and 120  $\mu$ m) processed using the following three different grinding methods: fine grinding, poly-grinding, and polishing. In addition, the fracture strength of Si chips singulated from these wafers by blade dicing, laser grooving, and stealth dicing was evaluated. The surface morphology was examined using scanning electron microscopy (SEM), whereas the surface roughness was measured using an interferometer. Local stress residues were characterized using micro-Raman spectroscopy. Finally, the fracture strength was assessed through three-point bending tests.

This study provides valuable insights into the effects of wafer thinning and singulation on the fracture strength of Si wafers and Si chips. Our findings, including analysis of surface roughness, Raman spectroscopy (I480/I520 ratio and full-width half maximum (FWHM)), and fracture mechanisms, provide important implications for optimizing these processes to enhance the reliability of advanced semiconductor packages.

### **2. Materials and Methods**

A 12-inch dummy wafer (780  $\mu$ m thick Si wafer without circuit) with a (1 1 1) orientation was used in this study. Three wafer thicknesses were prepared using different grinding processes (Table [1\)](#page-2-0): fine grinding, poly-grinding, and polishing. During coarse grinding, wheels with grit sizes of 1000 were used. During fine grinding and poly-grinding, wheels with grit sizes of 5000 and 8000 were used. Polishing, which involved chemical treatment, used an  $SiO<sub>2</sub>$  slurry. The grinding conditions for wafer thinning to different target thicknesses (60, 90, and 120  $\mu$ m) are summarized in Table [1.](#page-2-0)



<span id="page-2-0"></span>**Table 1.** Matrix of experiments for wafer thinning.

After wafer thinning, the Si wafers were diced into  $4 \text{ mm} \times 8 \text{ mm}$  chips. For rough grinding, a wheel with a grit size of 1000 was used. The singulation conditions for the Si wafers of various thicknesses (60, 90, and 120  $\mu$ m) are detailed in Table [2.](#page-3-0) These wafers were cut using three different singulation processes: blade dicing, laser grooving, and stealth dicing After wafer thinning, the surface topography was analyzed using field-emission SEM. Surface roughness was measured using an interferometer (Interferometry, Bruker, Karlsruhe, Germany). Interferometry was performed in a  $0.5 \mu m \times 0.5 \mu m$  scanning area for surface analysis. Residual stress in the wafers was analyzed by Raman spectroscopy (Lab Ram Aramis, Horiba Jobin Yvon, Palaiseau, France), which provides insights into the defect levels and residual stress within the crystal lattice, as these factors affect the optoelectronic properties of the material. The peak positions and FWHM obtained from Raman spectroscopy were used to evaluate the residual stress levels in wafers processed using different thinning methods [\[26](#page-11-14)[–28\]](#page-11-15).

<span id="page-3-0"></span>**Table 2.** Conditions of wafer singulation.



The fracture strength of the wafers and Si chips was also evaluated on the basis of the residual stresses introduced by the three thinning processes and singulation methods. The fracture strength was measured using a three-point bending test (Instron, Chicago, IL, USA) for wafers and chips of varying thicknesses  $(60, 90, \text{ and } 120 \,\mu\text{m})$ .

In this study, the feasibility of different singulation and grinding methods commonly used in wafer and chip processing was explored to determine their impact on fracture strength and overall wafer integrity.

### **3. Results**

Figure [2](#page-4-0) presents the cross-sectional SEM micrographs and surface images of 120 µm thick silicon chips processed using different grinding techniques. Among the processes, polishing produced the smoothest surface morphology (Figure [2\)](#page-4-0).

Figure  $3a$ –c depicts the surface roughness of 120  $\mu$ m thick wafers processed by fine grinding, poly-grinding, and polishing. Polishing yielded the lowest surface roughness compared with the other two methods (Figure [3a](#page-5-0)–c). By contrast, the surfaces of wafers subjected to fine and poly-grinding exhibited clearly visible grinding marks, which could serve as initiation points for wafer cracks and propagate easily. The X and Y depth profiles of the silicon wafer surface further reveal the roughness and morphology of the silicon (1 1 1) crystal orientation [\[29\]](#page-11-16). According to Zarudi and Zhang [\[30\]](#page-11-17), the grinding of thin Si wafers can introduce or exacerbate crystallographic defects such as dislocations and stacking faults. These defects remarkably reduce the fracture strength of wafers processed by different thinning methods, emphasizing the importance of optimizing grinding conditions for Si wafers and chips. These defects may become more pronounced under thermal stress, particularly during annealing at 450 ◦C and above [\[29](#page-11-16)[,31\]](#page-11-18). Jiun et al. [\[32\]](#page-11-19) also reported that the local stresses induced by these defects differ from those in a perfect silicon crystal lattice. Furthermore, such stress can be alleviated by using specialized polishing techniques involving chemical treatments, which effectively reduce defect-induced stress. Considering that interferometer provides superior analytical resolution compared with phase shifting, the surface roughness of wafers processed using different grinding techniques was analyzed in detail across the edge and center regions of the wafer.

The roughness of Si wafers processed using different grinding processes was consistent across samples (Figure [4a](#page-6-0)–c). The measurements for roughness of Si wafers were recorded in terms of Ra, Rt, Rz, as follows:

- Ra: Arithmetic average of the absolute values of the surface height deviations measured from the mean plane;  $T_{\text{total}}$  mean plane,  $T_{\text{total}}$  was considered using different grinding processes was con-

*Materials* **2024**, *17*, x FOR PEER REVIEW 5 of 12

- Rt: Maximum vertical distance between the highest and lowest data points in the image following the plane fit;<br>  $\sum_{n=1}^{\infty}$ kt: Maximum vertical distance between the highest and lowest data points in the
- Rz: Average difference in height between the highest peaks and valleys relative to the mean plane.

Under fine grinding conditions, the Ra value of Si wafer thickness 90 µm was the lowest, the Rt value of Si wafer thickness 120  $\mu$ m was the lowest, and the Rz value of Si wafer thickness 120  $\mu$ m was the lowest. The deviation of Ra, Rt, and Rz with poly-grinding wafer thickness 120 µm was the lowest. The deviation of Ra, Rt, and Rz with poly-grinding were lower than for both fine grinding and polishing with respect to Si thickness variance.

<span id="page-4-0"></span>

**Figure 2.** Cross-sectional SEM micrographs and the surface of wafer with different grinding processes:<br>(a) fine grinding. (b) poly-grinding, and (c) polishing. (**a**) fine grinding, (**b**) poly-grinding, and (**c**) polishing.

<span id="page-5-0"></span>

**Figure 3.** Roughness and micrographs on the surface of Si chips for grinding conditions on the same **Figure 3.** Roughness and micrographs on the surface of Si chips for grinding conditions on the same wafer with a thickness of 120 µm: (**a**) fine grinding, (**b**) poly-grinding, and (**c**) polishing. wafer with a thickness of 120 µm: (**a**) fine grinding, (**b**) poly-grinding, and (**c**) polishing.

<span id="page-6-0"></span>



In view of Si wafer thickness variances, Ra, Rt, and Rz of 60  $\mu$ m Si wafer thickness had almost same values under fine grinding and poly-grinding conditions. Despite using a finer mesh wheel for thinning processes compared to fine grinding, poly-grinding showed a higher roughness value. This suggests that wheel marks may not be effectively removing or die warpage by die shape or die thickness. However, wafers polished using the polishing process exhibited the lowest roughness compared with those processed by fine grinding .<br>and poly-grinding. The smoother surface produced by polishing indicated that grinding marks and residual microdefects were effectively removed during the process. However, wafers polished using the polishing process exhibited the lowest roughness compared with those processed by fine grinding and poly-grinding. The smoother surface produced by polishing indicated that grinding marks and residual microdefects were effectively removed during the process.

The mechanical stress induced during wafer thinning was measured using micro-Raman spectroscopy. The Raman signal originates from a volume determined by the laser's wavelength and beam diameter, with shorter wavelengths providing more detailed information on residual surface stress. The total scattered light intensity from the surface to a specific depth is correlated with stress levels, as proposed by Takahashi and Makino [33]. Raman spectroscopy was used to evaluate the residual stress on the wafer surface using a 514 nm laser wavelength and a 50 $\times$  magnification objective lens, resulting in a spot size of less than 1  $\mu$ m and a laser power below 1 mW.

A Raman peak represents a specific vibrational mode in the spectrum obtained from this inelastic scattering, and the position of each peak correlates to the vibrational frequency of the molecule. FWHM refers to the width of a Raman peak measured at half of its maximum height. The FWHM of the Raman peak shows material defects on the quality of

the thinning Si wafer. An increase in defects generally leads to broader peaks, which means phonon's life reduction caused by lattice vibration of Si cannot fully transfer to total crystal. crystal.

its maximum height. The FWHM of the Raman peak shows material defects on the quality

Figure 5a–c show the Raman peaks of wafers thinned by different grinding processes Figure [5a](#page-7-0)–c show the Raman peaks of wafers thinned by different grinding processes at different thickness 60, 90, and 120  $\mu$ m. The peaks for all three wafers were located around 521 cm<sup>-1</sup>, corresponding to the characteristic c-silicon peak. The peak shift near 521 cm<sup>-1</sup> is particularly important, as it provides insight into the local residual stress on the wafer surface [\[31](#page-11-18)[,32,](#page-11-19)[34\]](#page-12-1). Wolf also reported that the Raman peak frequency for silicon decreases near lines of tensile stress [\[16\]](#page-11-5). As shown [in](#page-7-0) Figure 5a–c, the polished wafers exhibited the lowest Raman peak shift within the a-silicon range (450 cm<sup>-1</sup> to 500 cm<sup>-1</sup>), indicating the least residual stress compared to wafers processed by fine grinding and poly-grinding. This confirms that wafers thinned by polishing experience lower residual stress than those processed by other methods.

<span id="page-7-0"></span>

Figure 5. Raman peaks of wafers thinned by using three grinding processes: (a)  $60 \mu m$ , (b)  $90 \mu m$ , and (**c**) 120 µm. and (**c**) 120 µm.

Figure [6 d](#page-8-0)isplays the FWHM of the c-silicon peaks for wafers processed by fine grinding, poly-grinding, and polishing. The FWHM values for polished wafers were lower than those for wafers subjected to fine grinding and poly-grinding, indicating fewer imperfections and lower residual stress. The combination of lower surface roughness and narrower FWHM suggests that polishing reduces defects more effectively than the other grinding methods.

<span id="page-8-0"></span>

Figure 6. Position of the Raman peak and full-width at half maximum of the wafers thinned using three grinding processes (fine, poly, and polishing) at different thicknesses  $(60, 90, 120 \,\mu m)$ .

Figur[e 7](#page-8-1) illustrates the intensity ratio of Raman shifts, I480/I520, for wafers processed by fine grinding, poly-grinding, and polishing. This ratio reflects the size of silicon crystals and their crystalline or amorphous state. As shown in Figure 7, th[e p](#page-8-1)olished wafers exhibited the lowest I480/I520 ratio, indicating a higher degree of crystallinity and lower levels of amorphous silicon. The low ratio also suggests that the wafer's surface is smoother, experiences less residual stress, and maintains a higher crystalline state compared to wafers processed by fine grinding or poly-grinding.

<span id="page-8-1"></span>

Figure 7. Ratio of intensities integrated at the Raman shift and I480/I520 of the wafers thinned using three grinding processes (fine, poly, and polishing) at different thicknesses (60, 90, and 120  $\mu$ m).

For further investigation of integrity, the fracture strengths of Si wafers and Si chips were evaluated using a three-point bending test with different thinning and singulation processes. The fracture test was conducted at a speed of 1 mm/min with a support span of 2.4 mm, as depicted in Figu[re](#page-9-0) 8.



**Figure 8.** Schematic diagram of the three-point bending test method. **Figure 8.** Schematic diagram of the three-point bending test method.

<span id="page-9-0"></span>ment by reducing surface stress and eliminating surface defects.

<span id="page-9-1"></span>Figure [9a](#page-9-1) shows the fracture strength of wafers processed by different grinding processes. Overall, the wafers thinned by polishing exhibited the highest fracture strength compared to those processed by fine grinding and poly-grinding. For instance, the fracture strength of a 60 µm thick wafer thinned by polishing was measured at 21.2 kgf, higher than wafers processed by fine grinding and poly-grinding at the same thickness. The chemical treatment involved in the polishing process likely contributed to this improvement by reducing surface stress and eliminating surface defects.



Figure 9. Fracture strength of Si wafer and Si chip with different thinning and singulation processes: (a) fracture strength of Si wafer with different thinning processes and (b) fracture strength of Si chip with different singulation processes.

Furthermore, the 60 µm thick wafers demonstrated higher fracture strength than the 90 μm and 120 μm thick wafers. This suggests that thinner wafers, particularly those processed by polishing, are more flexible and better able to relieve stress, leading to higher fracture strength. The lower FWHM and I480/I520 ratios in polished wafers further support these findings.

Figur[e 9](#page-9-1)b also presents the fracture strength of Si chips produced by three singulation processes: blade dicing, laser grooving, and stealth dicing. The fracture strength of 60 µm processes: blade dicing, laser grooving, and stealth dicing. The fracture strength of 60 µm thick Si chips produced by stealth dicing was 153 kgf, the highest among all singulation thick Si chips produced by stealth dicing was 153 kgf, the highest among all singulation methods. Additionally, 60 µm thick chips consistently exhibited a higher fracture strength methods. Additionally, 60 µm thick chips consistently exhibited a higher fracture strength compared to 90  $\mu$ m and 120  $\mu$ m thick chips within the same singulation process. The creased fracture strength of chips processed by stealth dicing can be attributed to reduced increased fracture strength of chips processed by stealth dicing can be attributed to reduced stress concentration at the chip edges and the increased flexibility of thinner chips, which stress concentration at the chip edges and the increased flexibility of thinner chips, which better accommodate stress and reduce the risk of crack propagation. better accommodate stress and reduce the risk of crack propagation.

# **4. Conclusions**

Wafer and Si chip thinning and singulation are critical processes in semiconductor manufacturing. As HBM in 3D packages is becoming more important, the demand for thinner chips is growing. However, various thinning processes remarkably affect the mechanical strength of wafers and Si chips. In this study, the effects of three different thinning and singulation processes on the fracture strength of Si wafers and Si chips were investigated.

Surface roughness measurements were conducted using an interferometer. The results indicated that the surface roughness decreased in the following order: poly-grinding, fine grinding, and polishing. Raman spectroscopy was used to measure the residual stress and crystal structure of wafers processed by using different methods, with smoother surfaces corresponding to lower FWHM and I480/I520 ratios. Wafers polished through the polishing process exhibited the lowest residual stress levels.

With regard to the singulation methods, Si chips singulated using stealth dicing demonstrated the lowest FWHM and I480/I520 ratios. Consequently, Si chips processed by stealth dicing exhibited the highest fracture strength compared with chips processed by blade dicing and laser dicing.

Polishing remarkably alleviated residual stress compared with fine grinding and poly-grinding. The combination of polishing and stealth dicing resulted in the lowest mechanical stress levels after thinning and singulation. In addition, such a combination effectively reduced stress concentrations, thereby enhancing the fracture strength of silicon chips. These findings are crucial for ensuring the mechanical reliability of silicon chips in advanced 2.5D and 3D packaging applications.

**Author Contributions:** M.C., S.K., T.N. and D.K. prepared the samples for the experiments, performed experiments, and the entire analysis with sample preparations. M.C. writing, investigating, and review. S.K. data curation and visualization. T.N. data curation and editing. D.K. validation and editing. S.J. writing, supervision, and funding acquisition. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was supported by the Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (No. 2019R1A6A1A03033215), the National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIT) (No. RS-2023-00247545), and in part by the Korean government (MSIT) (No. RS-2024-00433633).

**Institutional Review Board Statement:** Not applicable.

**Informed Consent Statement:** Not applicable.

**Data Availability Statement:** The original contributions presented in this study are included in the article. Further inquiries can be directed to the corresponding author.

**Conflicts of Interest:** The authors declare that there are no competing financial interests or personal relationships.

#### **References**

- <span id="page-10-0"></span>1. Piscataway, N.J. Chapter 20. Thermal. In *Heterogeneous Integration Roadmap 2019 Edition*; IEEE Electronics Packaging Society: Piscataway, NJ, USA, 2019.
- <span id="page-10-1"></span>2. Natarajan, V.; Deshpande, A.; Solanki, S.; Chandrasekhar, A. Thermal and Power Challenges in High Performance Computing Systems. *Jpn. J. Appl. Phys.* **2009**, *48*, 5S2. [\[CrossRef\]](https://doi.org/10.1143/JJAP.48.05EA01)
- <span id="page-10-2"></span>3. Tu, K.N. Reliability challenges in 3D IC packaging technology. *Microelectron. Reliab.* **2011**, *51*, 517–523. [\[CrossRef\]](https://doi.org/10.1016/j.microrel.2010.09.031)
- 4. Liu, Y.; Tu, K.N. Low melting point solders based on Sn, Bi, and in elements. *Mater. Today Adv.* **2020**, *8*, 100–115. [\[CrossRef\]](https://doi.org/10.11648/j.am.20190803.11)
- <span id="page-10-3"></span>5. Cheng, H.C.; Huang, T.C.; Hwang, P.W.; Chen, W.H. Heat dissipation assessment of through silicon via (TSV)-based 3D IC packaging for CMOS image sensing. *Microelectron. Reliab.* **2016**, *59*, 84–94. [\[CrossRef\]](https://doi.org/10.1016/j.microrel.2015.12.028)
- <span id="page-10-4"></span>6. Kim, Y.S.; Maedaa, N.; Kitadaa, H.; Fujimotoa, K.; Kodamaa, S.; Kawaib, A.; Araib, K.; Suzukic, K.; Nakamurad, T.; Ohba, T. Advanced wafer thinning technology and feasibility test for 3D integration. *Microelectron. Eng.* **2013**, *107*, 65–71. [\[CrossRef\]](https://doi.org/10.1016/j.mee.2012.10.025)
- 7. Gibbons, J.F.; Lee, K.F. One-gate-wide CMOS Inverter on laser-recrystallized polysilicon. *IEEE Trans. Electron Devices Lett.* **1980**, *1*, 117–118. [\[CrossRef\]](https://doi.org/10.1109/EDL.1980.25252)
- 8. Kawamura, S.; Sasaki, N.; Iwai, T.; Mukai, R.; Nakano, M.; Takagi, M. Electrical characteristics of three-dimensional SOI/CMOS IC's. *IEEE Trans. Electron Devices Lett.* **1984**, *4*, 366–368. [\[CrossRef\]](https://doi.org/10.1109/EDL.1983.25766)
- 9. Koyanagi, M.; Kurino, H.; Lee, K.W.; Sakuma, K.; Miyakawa, N.; Itani, H. Future system-on-silicon LSI chips. *IEEE Micro* **1998**, *18*, 17–22. [\[CrossRef\]](https://doi.org/10.1109/40.710867)
- <span id="page-11-0"></span>10. Lee, K.W.; Nakamura, T.; Ono, T.; Yamada, Y.; Mizukusa, T.; Hashimoto, H.; Park, K.T.; Kurino, H.; Koyanagi, M. Threedimensional shared memory fabricated using wafer stacking technology. In Proceedings of the International Electron Devices Meeting 2000, Technical Digest, IEDM, San Francisco, CA, USA, 10–13 December 2000; pp. 165–168.
- <span id="page-11-1"></span>11. Harrison, M.R.; Vincent, J.H.; Steen, H.A.H. Lead-free reflow soldering for electronics assembly. *Solder. Surf. Mount Technol.* **2001**, *13*, 21–38. [\[CrossRef\]](https://doi.org/10.1108/09540910110407388)
- 12. Ha, S.S.; Kim, J.W.; Yoon, J.W.; Ha, S.O.; Jung, S.B. Electromigration Behavior in Sn-37Pb and Sn-3.0Ag-0.5Cu Flip-Chip Solder Joints under High Current Density. *J. Electron. Mater.* **2009**, *38*, 70–77. [\[CrossRef\]](https://doi.org/10.1007/s11664-008-0574-5)
- <span id="page-11-2"></span>13. Frear, D.R.; Ramanathan, L.N.; Jang, J.W.; Owens, N.L. Emerging reliability challenges in electronic packaging. In Proceedings of the 2008 IEEE International Reliability Physics Symposium, Phoenix, AZ, USA, 27 April–1 May 2008; pp. 450–454.
- <span id="page-11-3"></span>14. Savastiouk, S.; Siniaguine, O.; Reche, J.; Korczynski, E. Thru-silicon interconnect technology. In Proceedings of the Twenty Sixth IEEE/CPMT International Electronics Manufacturing Technology Symposium, Santa Clara, CA, USA, 3 October 2000.
- <span id="page-11-4"></span>15. Landesberger, C.; Klink, G.; Schwinn, G.; Aschenbrenner, R. New dicing and thinning concept improves mechanical reliability of ultra-thin silicon. In Proceedings of the International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces, Braselton, GA, USA, 11–14 March 2001.
- <span id="page-11-5"></span>16. Nakamura, Y. Nanostructure design for drastic reduction of thermal conductivity while preserving high electrical conductivity. *Sci. Technol. Adv. Mater.* **2018**, *19*, 31–43. [\[CrossRef\]](https://doi.org/10.1080/14686996.2017.1413918) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/29371907)
- <span id="page-11-6"></span>17. Yang, J.W.; Cho, H.J.; Ryu, H.J.; Muhammad, I.; Chandreswar, M.; Kim, S.J. Tunable synaptic characteristics of a Ti/TiO2/Si Memory Device for reservoir computing. *ACS Appl. Mater. Interfaces* **2021**, *13*, 33244–33252.
- <span id="page-11-7"></span>18. Chen, J.; Wolf, I.D. Study of damage and stress induced by backgrinding in Si wafers. *Semicond. Sci. Technol.* **2003**, *18*, 261–268. [\[CrossRef\]](https://doi.org/10.1088/0268-1242/18/4/311)
- <span id="page-11-8"></span>19. McLellan, N.; Fan, N.; Liu, S.; Lau, K.; Wu, J. Effects of Wafer Thinning Condition on the Roughness, Morphology and Fracture Strength of Silicon Die. *J. Electron. Packag.* **2004**, *126*, 100–114. [\[CrossRef\]](https://doi.org/10.1115/1.1647123)
- <span id="page-11-9"></span>20. Kim, K.H.; Park, J.C.; Kim, K.M.; Kim, T.H.; Kwon, S.H.; Na, Y.N. Plasma dicing before grinding process for highly reliable singulation of low-profile and large die sizes in advanced packages. *Micro Nano Syst. Lett.* **2023**, *11*, 16. [\[CrossRef\]](https://doi.org/10.1186/s40486-023-00183-w)
- <span id="page-11-10"></span>21. Fumihiro, I.; Arnita, P.; Lan, P.; Alain, P.; Kenneth, J.R.; Akira, U.; Eric, B. Morphological characterization and mechanical behavior by dicing and thinning on direct bonded Si wafer. *J. Manuf. Process.* **2020**, *58*, 811–818.
- <span id="page-11-11"></span>22. Renan, B.; Jeremy, M.; Agathe, A.; Stephan, B.; Jerome, D.; Lionel, V. Backside Thinning Process Development for High-Density TSV in a 3-layer Integration. In Proceedings of the 2024 IEEE 74th Electronic Components and Technology Conference, Denver, CO, USA, 28–31 May 2024.
- 23. Lu, M. Advanced of Chip Stacking Architectures and Interconnect Technologies for Image Sensor. *ASME J. Electron. Packag.* **2021**, *144*, 020801. [\[CrossRef\]](https://doi.org/10.1115/1.4052069)
- <span id="page-11-12"></span>24. Suarez-Berru, J.J.; Nicolas, S.; Bresson, N.; Assous, M.; Borel, S. Demonstration of a Wafer Level Face-To-Back (F2B) Fine Pitch Cu-Cu Hybrid Bonding with High Density TSV for 3D Integration Applications. In Proceedings of the 2023 IEEE 73rd Electronic Components and Technology Conference, Orlando, FL, USA, 30 May–2 June May 2023.
- <span id="page-11-13"></span>25. Son, Y.; Shin, J. The Study on Nanosecond Pulsed Laser Dicing Process of Full-Thickness Silicon Wafer. In Proceedings of the Conference on Lasers and Elctro-Optics Pacific Rim (CLEO-PR), Incheon, Republic of Korea, 4–8 August 2024; p. Mo3I\_2.
- <span id="page-11-14"></span>26. Parker, J.H.; Feldman, D.W.; Ashkin, M. Raman Scattering by Optical Modes of Metals. *Phys. Rev.* **1967**, *21*, 712–714. [\[CrossRef\]](https://doi.org/10.1103/PhysRev.155.712)
- 27. Gaisler, S.V.; Semenova, O.I.; Sharafutdinov, R.G.; Kolesov, B.A. Analysis of Raman spectra of amorphous-nanocrystalline silicon films. *Phys. Solid State* **2004**, *46*, 1528–1532. [\[CrossRef\]](https://doi.org/10.1134/1.1788789)
- <span id="page-11-15"></span>28. Paillard, V.; Puech, P.; Laguna, M.A.; Carles, R.; Kohn, B.; Huisken, F. Improved one-phonon confinement model for an accurate size determination of silicon nanocrystals. *J. Appl. Phys.* **1999**, *86*, 1921–1924. [\[CrossRef\]](https://doi.org/10.1063/1.370988)
- <span id="page-11-16"></span>29. Chen, L.; Zeng, Y.; Nyugen, P.; Alford, T.L. Silver diffusion and defect formation in Si (1 1 1) substrate at elevated temperatures. *Mater. Chem. Phys.* **2002**, *76*, 224–227. [\[CrossRef\]](https://doi.org/10.1016/S0254-0584(01)00529-6)
- <span id="page-11-17"></span>30. Zarudi, I.; Zhang, L.C. Effect of ultraprecision grinding on the microstructural change in silicon monocrystals. *J. Mater. Process. Technol.* **1998**, *84*, 149–158. [\[CrossRef\]](https://doi.org/10.1016/S0924-0136(98)00090-9)
- <span id="page-11-18"></span>31. Kulkarni, M.S.; Libbert, J.; Keltner, S.; Muléstagno, L. A Theoretical and Experimental Analysis of Macrodecoration of Defects in Monocrystalline Silicon. *J. Electrochem. Soc.* **2002**, *149*, 153–165. [\[CrossRef\]](https://doi.org/10.1149/1.1433473)
- <span id="page-11-19"></span>32. Jiun, H.H.; Ahmad, I.; Jalar, A.; Omar, G. Effect of wafer thinning methods towards fracture strength and topography of silicon die. *Microelectron. Reliab.* **2006**, *46*, 836–845. [\[CrossRef\]](https://doi.org/10.1016/j.microrel.2005.07.110)
- <span id="page-12-0"></span>33. Takahashi, J.I.; Makino, T. Raman scattering measurement of silicon-on-insulator substrates formed by high-dose oxygen-ion implantation. *J. Appl. Phys.* **1998**, *63*, 87–91. [\[CrossRef\]](https://doi.org/10.1063/1.340467)
- <span id="page-12-1"></span>34. Wolf, I.D. Micro-Raman spectroscopy to study local mechanical stress in silicon integrated circuits. *Semicond. Sci. Technol.* **1996**, *11*, 139–154. [\[CrossRef\]](https://doi.org/10.1088/0268-1242/11/2/001)

**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.