

Article **Demonstration of Fin-Tunnel Field-Effect Transistor with Elevated Drain**

Jang Hyun Kim ¹ [,](https://orcid.org/0000-0002-5936-4314) Hyun Woo Kim ² , Garam Kim ² , Sangwan Kim 3,[*](https://orcid.org/0000-0002-6492-7740) and Byung-Gook Park 1,*

- 1 Inter-university Semiconductor Research Center, Department of Electrical and with the Department of Computer Engineering, Seoul National University, Seoul 151-744, Korea; neuburg@naver.com
- ² Department of Electrical and with the Department of Computer Engineering, Seoul National University, Seoul 151-744, Korea; hyunoo1218@naver.com (H.W.K.); kgr2487@gmail.com (G.K.)
- ³ Department of Electrical and Computer Engineering, Ajou University, Suwon 16944, Korea
- ***** Correspondence: sangwan@ajou.ac.kr (S.K.); bgpark@snu.ac.kr (B.-G.P.); Tel.: +82-31-219-2974 (S.K.); +82-2-880-7279 (B.-G.P.)

Received: 22 November 2018; Accepted: 4 January 2019; Published: 7 January 2019

Abstract: In this paper, a novel tunnel field-effect transistor (TFET) has been demonstrated. The proposed TFET features a SiGe channel, a fin structure and an elevated drain to improve its electrical performance. As a result, it shows high-level ON-state current (I_{ON}) and low-level OFF-state current (I_{OFF}); ambipolar current (I_{AMB}). In detail, its I_{ON} is enhanced by 24 times more than that of Si control group and by 6 times more than of SiGe control group. The *I*_{AMB} can be reduced by up to 900 times compared with the SiGe control group. In addition, technology computer-aided design (TCAD) simulation is performed to optimize electrical performance. Then, the benchmarking of ON/OFF current is also discussed with other research group's results.

Keywords: band-to-band tunneling; tunnel field-effect transistor; low operating power device; tunneling resistance; sub- threshold swing; ambipolar current; elevated drain

1. Introduction

Numerous studies about tunnel field-effect transistor (TFET) have been performed by several research groups as a promising device for an ultra-low power operation $[1-4]$ $[1-4]$. In case of metal-oxide-semiconductor FETs (MOSFETs), there exist a theoretical limit of 60 mV/dec subthreshold swing (SS) at 300 K-temperature because their carrier injection is based on the thermionic emission [\[5](#page-7-2)[,6\]](#page-7-3). On the other hand, TFETs are relatively independent to the Boltzmann distribution since the function tail is removed by forbidden gap and the band-to-band tunneling (BTBT) dominates the carrier injection from source to channel [\[7,](#page-7-4)[8\]](#page-7-5). Thus, the SS can be reduced to less than 60 mV/dec at RT, which allows the supply voltage (*V*_{DD}) to be decreased drastically, maintaining high ON-state current (*I*ON). In addition, its fabrication process is highly compatible with that of MOSFETs. In spite of these advantages, however, the TFETs have some technical issues to be employed for a real application. First, it suffers from low-level ON-state current which is mainly attributed to the high tunnel resistance at source-to-channel junction [\[9–](#page-7-6)[11\]](#page-7-7). In order to solve this, the Ge material has been adopted for its low bandgap and direct BTBT tunneling [\[12\]](#page-7-8). However, It is difficult to make a heterojunction using Ge material [\[12\]](#page-7-8). Second, a BTBT at channel-to-drain junction increases OFF-state leakage current (*I*_{OFF}); ambipolar current (*I_{AMB}*). Since these issues degrade TFET circuit's electrical performance such as operation speed and power consumption, they should be addressed [\[13–](#page-8-0)[16\]](#page-8-1).

The purpose of this paper is to demonstrate a novel TFET which achieves larger *I*_{ON} and smaller *I*_{AMB} than that of conventional Si TFETs. As shown in Figure [1,](#page-1-0) the proposed TFET features a fin channel structure for improved gate controllability and a SiGe channel for higher *I*_{ON} as reducing

tunnel resistance. In addition, in the proposed TFET, $I_{\rm AMB}$ can be suppressed with the help of relatively large Si band gap at drain. In addition, its feasibility for better performance is examined by technology computer-aided design (TCAD) simulation. Last of all, based on the measurement and optimized results, the benchmarking of ON/OFF current ratio ($I_{\rm ON}/I_{\rm OFF}$) and SS with the state-of-the-art TFETs is also discussed.

Figure 1. Structure of the proposed TFET. It is featured that SiGe fin structure with elevated drain **Figure 1.** Structure of the proposed TFET. It is featured that SiGe fin structure with elevated drain region.

2. Device Fabrication

The key process steps for the proposed TFETs are described in Figure [2a](#page-2-0) First, silicon-on-insulator The key process is decreased by doing were original fortowed by \log are elements. Then, since the proposed in Si layers are grown on the SOI substrate by metal organic chemical vapor deposition (MOCVD).
The SO 2 wet the SOI substrate by metal organic chemical vapor deposition (MOCVD). of the Society condition is as follow: a gas mixture or m₂ at 26 secm, on 4 at 26 secm, and Ger4₄ at 26 secments and the SOI substrate by m₄ at 26 secments and the SOI substrate by and security of the SOI substrate transmission electron microscope (TEM) image confirm a single crystalline $Si_{0.7}Ge_{0.3}$ is well grown on Si substrate (Figure [3\)](#page-2-1) As ion implantation is performed at 10 keV-acceleration energy, $7°$ -tilted angle and 8×10^{14} ions/cm²-dose. Then, SiN_x is deposited by plasma-enhanced CVD (PECVD) as an $\frac{d}{dx}$ substrate $\frac{d}{dx}$ is $\frac{d}{dx}$ in $\frac{d}{dx}$ in $\frac{d}{dx}$ is $\frac{d}{dx}$ in $\frac{d}{dx}$ etching mask during an active patterning (c). PECVD nitride is adopted since it is low temperature
etching mask during an active patterning (c). PECVD nitride is adopted since it is low temperature etching mask during an active patterning in patterning in the diam region can rarely dimensional (d) Some part of Si on active regions are removed by photolithography and reactive ion etching (RIE) (RIE) processes forming SiGe source and channel while the remaining Si on mesa becomes raised drain processes forming SiGe source and channel while the remaining Si on mesa becomes raised drain region. In case of channel, an additional patterning is conducted by mix-and-match process of e-beam
... lithography and photolithography to form 50 nm-width active fin (Figures [2d](#page-2-0) and [4\)](#page-3-0).
 Γ and Γ and Γ and in the above finite line of the active finite state of the active finite state of the active finite state of t (SOI) thickness is decreased by using wet oxidation followed by $SiO₂$ wet etching. Then, SiGe and The process condition is as follow: a gas mixture of H_2 at 20 sccm, Si H_4 at 20 sccm, and Ge H_4 at process with 400 \degree C and 20 s, in which the implanted dopants in the drain region can rarely diffuse.

The SiGe/Si fin width is further reduced by standard cleaning-1 (SC-1) solution which consists
 $\mathcal{L}(\mathbf{F}, \mathbf{C})$. $\mathbf{H}(\mathbf{F}, \mathbf{C})$ of ammonium hydroxide (NH₄OH), hydrogen peroxide (H₂O₂), and de-ionized wafer (H₂O) [\[17,](#page-8-2)[18\]](#page-8-3). The NH₄OH:H₂O₂:H₂O ratio is 1:8:64 in which the etching rate of the SiGe is ~0.85 nm/min. After 13 min process in the SC-1 solution, the SiGe fin width is reduced to 39.5 nm as shown in the inset of Figure [4.](#page-3-0) As shown in Figure [2e](#page-2-0), an 1 nm-thick Si capping layer is deposited by selective epitaxy growth (SEG) followed by dry oxidation for a gate dielectric. It has been demonstrated that this process can efficiently prevent defects which could be induced between $SiO₂$ and $SiGe$ [\[19\]](#page-8-4). The capacitance equivalent thickness (CET) of gate dielectric is confirmed as 3.4 nm from the capacitance-voltage (C-V) curve shown in Figure [5.](#page-3-1) (f) For a short-channel gate, sidewall spacer technique is applied: n-type doped polycrystalline-Si (poly-Si) is deposited by low pressure CVD (LPCVD) and etched by Si RIE process after photolithography for a gate pad. As a result, ~76 nm-length gate is defined self-aligning

to the drain (Figure [6\)](#page-3-2). After that, BF_2 implantation with 10 keV-acceleration energy, 7 \degree -tilted angle and 8×10^{14} ions/cm²-dose is performed for a source region. The dopant activation is performed by rapid thermal process (RTP) with 900 ◦C and 5 s. Note that all processes for gate, source and drain formation are self-aligned to each other and can be compatible with state-of-the-art ultra-short channel technology. Finally, as a back-end-of line (BEOL), high plasma density (HDP) oxide is deposited as an interlayer dielectric (ILD) and metal layers (Ti/TiN/Al/TiN stacks) are deposited by physical vapor deposition (PVD) after contact formation. (g) Then, all of processes are summarized in the flow graph.

Figure 2. Fabrication process flow of the proposed TFETs. The flow graph summarize all the fabrication process briefly.

Figure 3. Auger electron spectroscopy (AES). The SiGe layer contains 30% Ge.

For the control samples, the planar Si and SiGe TFETs were fabricated. In the case of SiGe TFET, $Si_{0.7}Ge_{0.3}$ layers with a thickness of 30 nm are grown on SOI (100) substrates. The SOI layer is lightly p-doped (1 \times 10^{15} cm $^{-3}$) with a thickness of 70 nm. For additional comparison, the Si TFET is fabricated on a 100 nm-thick SOI wafer. The gate stack consists of 200 nm poly-Si layer and 3 nm SiO2. After gate patterning, source and drain region are defined through photolithography and ion implantation processes. The ion implantation and BEOL processes are same with the processes in proposed TFET.

Figure 4. Cross-sectional view of scanning electron microscope (SEM) image which demonstrates Si **Figure 4.** Cross-sectional view of scanning electron microscope (SEM) image which demonstrates Si fin etching. The inset shows top view of SEM image after fin etching and SC-1 reduction processes.

 Γ physical value of Γ Γ and Γ Γ and Γ Γ are processes are processed Γ . Then, all of processes are p Figure 5. Measured C-V curves of MOS capacitors. The measured CET is 3.4 nm.

 ϵ figure 6. Cross-sectional SEM images which demonstrates raised drain and sidewall gate structure. The 76 nm-length gate self-aligned. Figure 6. Cross-sectional SEM image which demonstrates raised drain and sidewall gate structure. **Figure 6.** Cross-sectional SEM image which demonstrates raised drain and sidewall gate structure. The 76 nm-length gate self-aligning to the drain is well defined. The 76 nm-length gate self-aligning to the drain is well defined.

3. Measurement and Results

Figure [7a](#page-4-0) shows the transfer characteristics of the proposed device with the various drain voltages (V_{DS} s). The SS is extracted at V_{DS} of 0.1 V and a turn-ON voltage ($V_{turn-ON}$) is defined as gate voltages (V_{GS}) where BTBT first occurs. The I_{OFF} and I_{ON} are extracted when V_{GS} is $V_{turn-ON}$ and gate overdrive $(V_{\text{OV}} = V_{\text{GS}} - V_{\text{turn-ON}})$ is equal to 2 V, respectively. The minimum SS is 81 mV/dec and $I_{\text{ON}}/I_{\text{OFF}}$ is 2.8 \times 10⁴. Figure [7b](#page-4-0) shows the output characteristics of the proposed TFET with the various *V_{GS}s*. Note that, the conventional planar devices suffer from short channel effect (SCE) due to their weak gate controllability over the channel [\[20,](#page-8-5)[21\]](#page-8-6). Generally, the SCE can be confirmed with drain induced current enhancement (DICE) in transfe curves and increase of saturation current in output characteristics. According to the measured results, however, there is no obvious SCE in the proposed TFET as shown in Figure [7a](#page-4-0),b. \mathcal{L} as the microscopic \mathcal{L} is \mathcal{L} \mathcal{L}

Figure 7. (a) Transfer and (b) output characteristics of proposed TFET. **Figure 7.** (**a**) Transfer and (**b**) output characteristics of proposed TFET.

The proposed TFET's electrical characteristics are compared with that for planar Si and SiGe The proposed TFET's electrical characteristics are compared with that for planar Si and SiGe TFETs as control groups. Fig[ure](#page-5-0) 8 shows the transfer characteristics of both groups at 1.0 V-V_{DS}. The SS and I_{ON} , I_{AMB} and $I_{\text{ON}}/I_{\text{OFF}}$ are extracted from the curves and summarized in Table [1.](#page-4-1) The proposed TFET shows superior performance than the control ones in the several aspects. First, the SS of TFET shows superior performance than the control ones in the several aspects. First, the SS of proposed device, which is measured at $V_{\text{turn-ON}}$ is 81 mV/dec whereas 151 mV/dec and 87 mV/dec are measured in planar Si and SiGe TFETs, respectively. Second, the proposed TFET shows 139 nA/μm-*I*_{ON} which is ¹ imes and 5 times bigger than that for Si and SiGe TFETs, respectively. Last of all, the *I*_{AMB} can be reduced by up to 10^3 times compared with the SiGe TFET. These results are attributed in part to the part to the SiGe's narrow bandgap at the source area and in part to the strong gate-to-channel SiGe's narrow bandgap at the source area and in part to the strong gate-to-channel coupling with the ϵ coupling with the help of final channel ϵ finds the distance of final channel ϵ reduces the electron of ϵ reduces the el help of fin-structured channel [\[22\]](#page-8-7). In addition, the elevated drain area reduces the BTBT between the
help of fin-structured channel [22]. In addition, the elevated drain area reduces the BTBT between the channel and the drain by Si bandgap [\[23\]](#page-8-8).

Figure 8. Transfer characteristics of the proposed TFET and conventional planar TFETs with Si and **Figure 8.** Transfer characteristics of the proposed TFET and conventional planar TFETs with Si and SiGe channels. SiGe channels.

The proposed TFET has remarkable electrical characteristics as shown above. However, the I_{OFF} of proposed TFET near zero V_{GS} is higher than that of planar Si TFET (Figure [8\)](#page-5-0). In order to confirm the mechanism precisely, transfer characteristics with various temperature are investigated. As shown in Figure [9,](#page-5-1) drain current (I_D) is relatively independent to the V_{GS} at around 0 V while it increases rapidly as a function of temperature. The result confirms that this current is dominated by Shockley–Read–Hall Figure 8. Transfer characteristics of the proposed TFET and conventional planar TFETs with Si and (SRH) generation–recombination [\[24\]](#page-8-9).

Figure 9. Transfer characteristics of the proposed TFET in the range of 298-348 K.

measured results [17]. In the simulations, to calculate BTBT generation rate (G) per unit volume in t_{SCL} is used and field, K_{SCL} is used and fitted parameters are as follows (E_{SCL}). 4. Discussion **4. Discussion**

The objective of this study is to demonstrate the TFET with high *I*_{ON} and low *I*_{AMB}. Compared with planar TFETs which is fabricated with the same processes, there is no doubt that the proposed structure is effective to improve electrical performance. However, the measured results imply requires and discussive transfer the electric contribution of the electric simulated transfer characteristics are in the other strategies [25–37]. The requires further optimization for the better performance than the other that it requires further optimization for the better performance than the other strategies [\[25–](#page-8-10)[37\]](#page-9-0). Therefore, the proposed TFET's feasibility for the better performance is examined by $\mathop{\text{TCAD}}$ simulations using Synopsys Sentaurus™. Above all, BTBT parameters in Kane's tunneling model are calibrated by

measured results [\[17\]](#page-8-2). In the simulations, to calculate BTBT generation rate (*G*) per unit volume in the uniform electric field, Kane's model is used and fitted parameters are as follows (Equation (1)).

$$
G = A \left(\frac{F}{F_0}\right)^P \exp\left(-\frac{B}{F}\right) \tag{1}
$$

where $F_0 = 1$ V/m, $P = 2.5$ for indirect BTBT. Prefactor *A* and exponential factor *B* are the Kane parameters and F is the electric field. Both linear and log scale simulated transfer characteristics are well matched to experimental data when $A: 1 \times 10^{14}$ cm⁻¹ s⁻¹/B: 3×10^6 V/cm are applied to TFETs. Then, the thickness of the gate dielectric is analyzed. Unlike advanced technologies, the proposed TFET uses 3.4 nm thick $\rm SiO_2$ as the gate dielectric. Thus, if the gate dielectric is adjusted to 1 nm, the proposed TFET can obtain higher $I_{\rm ON}$ at the low $V_{\rm GS}$ (Figure [10\)](#page-6-0). Figure 11 compares the $I_{\rm ON}/I_{\rm OFF}$ as a function of SS for the device shown in this paper and that in the previous [artic](#page-8-10)[les](#page-9-0) [25–37]. Compared with the other Si based TFETs, the optimized TFET shows a remarkable performance in terms of minimum SS and $I_{\text{ON}}/I_{\text{OFF}}$.

Figure 10. Transfer characteristics of the proposed TFETs with various CET.

Figure 11. Performance comparison of TFETs. I_{ON}/I_{OFF} of TFETs as a function.

5. Conclusions

In this paper, a novel TFET with SiGe fin channel and elevated drain has been introduced. The SiGe fin channel included small-bandgap and better electrostatic controllability which are leading high I_{ON} and low SS, compared to conventional planar TFETs. Furthermore, the elevated drain could yield lower *I*_{AMB} due to the increased physical distance between channel and drain. Considering these features, we have examined and demonstrated the fabrication processes of the proposed device. In addition, based on the measured results, the proposed TFET is calibrated by TCAD simulation. In order to optimize the device into state-of-the-art technique, the proposed device with thin gate dielectric is also simulated. The results proved that the device showed the improved I_{ON} current and smaller SS. Consequently, these features of the proposed device will be available for compensating the weaknesses of conventional TFETs. Therefore, it will be one of the promising candidates for next-generation devices.

Author Contributions: Writing (original draft preparation, review, and editing), J.H.K. and H.W.K.; Data analysis, G.K.; Supervision, S.K. and B.-G.P.

Funding: This research was supported in part by the Brain Korea 21 Plus Project and in part by the NRF of Korea funded by the Ministry of Education (MOE) under Grant 2017R1D1A1B03034352 (Basic Science Research Program) and in part by the MOTIE/KSRC under Grant 10080575 (Future Semiconductor Device Technology Development Program). The EDA tool was supported by the IC Design Education Center (IDEC), Korea.

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. Choi, W.Y.; Park, B.G.; Lee, J.D.; Liu, T.J.K. Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. *IEEE Electron Device Lett.* **2007**, *28*, 743–745. [\[CrossRef\]](http://dx.doi.org/10.1109/LED.2007.901273)
- 2. Wang, P.Y.; Tsui, B.Y. Band engineering to improve average subthreshold swing by suppressing low electric field band-to-band tunneling with epitaxial tunnel layer tunnel FET structure. *IEEE Trans. Nanotechnol.* **2016**, *15*, 74–79. [\[CrossRef\]](http://dx.doi.org/10.1109/TNANO.2015.2501829)
- 3. Kim, S.W.; Choi, W.Y.; Kim, H.; Sun, M.C.; Kim, H.W.; Park, B.G. Investigation on hump effects of L-shaped tunneling filed-effect transistors. In Proceedings of the Silicon Nanoelectronics Workshop (SNW), Honolulu, HI, USA, 10–11 June 2012; pp. 1–2. [\[CrossRef\]](http://dx.doi.org/10.1109/SNW.2012.6243306)
- 4. Mishra, A.; Pattanaik, M.; Sharma, V. Double gate vertical tunnel FET for hybrid CMOS-TFET based low standby power logic circuits. In Proceedings of the Emerging Research Areas and 2013 International Conference on Microelectronics, Communications and Renewable Energy (AICERA/ICMiCR), 2013 Annual International Conference, Kanjirapally, India, 4–6 June 2013; pp. 1–4. [\[CrossRef\]](http://dx.doi.org/10.1109/AICERA-ICMiCR.2013.6575992)
- 5. Knoch, J. Nanowire Tunneling Field-Effect Transistors. *Semicond. Semimet.* **2016**, *94*, 273–295. [\[CrossRef\]](http://dx.doi.org/10.1016/bs.semsem.2015.09.005)
- 6. Long, P.; Wilson, E.; Huang, J.Z.; Klimeck, G.; Rodwell, M.J.; Povolotskyi, M. Design and simulation of GaSb/InAs 2D transmissionenhanced tunneling FETs. *IEEE Electron Device Lett.* **2016**, *37*, 107–110. [\[CrossRef\]](http://dx.doi.org/10.1109/LED.2015.2497666)
- 7. Sun, S.W.; Tsui, P.G. Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation. *IEEE J. Solid-State Circuits* **1995**, *30*, 947–949. [\[CrossRef\]](http://dx.doi.org/10.1109/4.400439)
- 8. Frank, D.J.; Dennard, R.H.; Nowak, E.; Solomon, P.M.; Taur, Y.; Wong, H.S.P. Device scaling limits of Si MOSFETs and their application dependencies. *Proc. IEEE* **2001**, *89*, 259–288. [\[CrossRef\]](http://dx.doi.org/10.1109/5.915374)
- 9. Kim, S.W.; Kim, J.H.; Liu, T.J.K.; Choi, W.Y.; Park, B.G. Demonstration of L-shaped tunnel field-effect transistors. *IEEE Trans. Electron Devices* **2016**, *63*, 1774–1778. [\[CrossRef\]](http://dx.doi.org/10.1109/TED.2015.2472496)
- 10. Leonelli, D.; Vandooren, A.; Rooyackers, R.; Verhulst, A.S.; De Gendt, S.; Heyns, M.M.; Groeseneken, G. Performance enhancement in multi gate tunneling field effect transistors by scaling the fin-width. *Jpn. J. Appl. Phys.* **2010**, *49*, 04DC10. [\[CrossRef\]](http://dx.doi.org/10.1143/JJAP.49.04DC10)
- 11. Gandhi, R.; Chen, Z.; Singh, N.; Banerjee, K.; Lee, S. CMOS-Compatible Vertical-Silicon-Nanowire Gate-All-Around p-Type Tunneling FETs With ≤ 50-mV/decade Subthreshold Swing. *IEEE Electron Device Lett.* **2011**, *32*, 1504–1506. [\[CrossRef\]](http://dx.doi.org/10.1109/LED.2011.2165331)
- 12. Kim, S.W.; Choi, W.Y. Hump Effects of Germanium/Silicon Heterojunction Tunnel Field-Effect Transistors. *IEEE Trans. Electron Devices* **2016**, *63*, 2583–2588. [\[CrossRef\]](http://dx.doi.org/10.1109/TED.2016.2555928)
- 13. Verhulst, A.S.; Vandenberghe, W.G.; Maex, K.; Groeseneken, G. Tunnel field-effect transistor without gate-drain overlap. *Appl. Phys. Lett.* **2007**, *91*, 053102. [\[CrossRef\]](http://dx.doi.org/10.1063/1.2757593)
- 14. Anghel, C.; Chilagani, P.; Amara, A.; Vladimirescu, A. Tunnel field effect transistor with increased ON current, low-k spacer and high-k dielectric. *Appl. Phys. Lett.* **2010**, *96*, 122104. [\[CrossRef\]](http://dx.doi.org/10.1063/1.3367880)
- 15. Anghel, C.; Gupta, A.; Amara, A.; Vladimirescu, A. 30-nm tunnel FET with improved performance and reduced ambipolar current. *IEEE Trans. Electron Devices* **2011**, *58*, 1649–1654. [\[CrossRef\]](http://dx.doi.org/10.1109/TED.2011.2128320)
- 16. Narang, R.; Saxena, M.; Gupta, R.S.; Gupta, M. Assessment of ambipolar behavior of a tunnel FET and influence of structural modifications. *J. Semicond. Technol. Sci.* **2012**, *12*, 482–491. [\[CrossRef\]](http://dx.doi.org/10.5573/JSTS.2012.12.4.482)
- 17. Kobayashi, H.; Ryuta, J.; Shingyouji, T.; Shimanuki, Y. Study of Si etch rate in various composition of SC1 solution. *Jpn. J. Appl. Phys.* **1992**, *32*, L45. [\[CrossRef\]](http://dx.doi.org/10.1143/JJAP.32.L45)
- 18. Sun, M.C.; Kim, G.; Lee, J.H.; Kim, H.; Kim, S.W.; Kim, H.W.; Lee, J.-H.; Shin, H.; Park, B.G. Patterning of Si nanowire array with electron beam lithography for sub-22 nm Si nanoelectronics technology. *Microelectron. Eng.* **2013**, *110*, 141–146. [\[CrossRef\]](http://dx.doi.org/10.1016/j.mee.2013.03.023)
- 19. Palmer, M.J.; Braithwaite, G.; Grasby, T.J.; Phillips, P.J.; Prest, M.J.; Parker, E.H.C.; Whall, T.E. Effective mobilities in pseudomorphic Si/SiGe/Si p-channel metal-oxide-semiconductor field-effect transistors with thin silicon capping layers. *Appl. Phys. Lett.* **2001**, *78*, 1424–1426. [\[CrossRef\]](http://dx.doi.org/10.1063/1.1354662)
- 20. Kim, M.; Wakabayashi, Y.; Nakane, R.; Yokoyama, M.; Takenaka, M.; Takagi, S. High Ion/Ioff Ge-source ultrathin body strained-SOI tunnel FETs. In Proceedings of the 2014 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 15–17 December 2014; pp. 1–4. [\[CrossRef\]](http://dx.doi.org/10.1109/IEDM.2014.7047043)
- 21. Zhang, J.; De Marchi, M.; Gaillardon, P.E.; De Micheli, G. A Schottky-barrier silicon FinFET with 6.0 mV/dec subthreshold slope over 5 decades of current. In Proceedings of the 2014 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 15–17 December 2014; pp. 1–4. [\[CrossRef\]](http://dx.doi.org/10.1109/IEDM.2014.7047045)
- 22. Jain, P.; Rastogi, P.; Yadav, C.; Agarwal, A.; Chauhan, Y.S. Band-to-band tunneling in Γ valley for Ge source lateral tunnel field effect transistor: Thickness scaling. *J. Appl. Phys.* **2017**, *122*, 014502. [\[CrossRef\]](http://dx.doi.org/10.1063/1.4991482)
- 23. Kim, H.W.; Kim, J.H.; Kim, S.W.; Sun, M.C.; Park, E.; Park, B.G. Tunneling field-effect transistor with Si/SiGe material for high current drivability. *Jpn. J. Appl. Phys.* **2014**, *53*, 06JE12. [\[CrossRef\]](http://dx.doi.org/10.7567/JJAP.53.06JE12)
- 24. Mookerjea, S.; Mohata, D.; Mayer, T.; Narayanan, V.; Datta, S. Temperature-Dependent I–V Characteristics of a Vertical In0.53Ga0.47As Tunnel FET. *IEEE Electron Device Lett.* **2010**, *31*, 564–566. [\[CrossRef\]](http://dx.doi.org/10.1109/LED.2010.2045631)
- 25. Jeon, K.; Loh, W.Y.; Patel, P.; Kang, C.Y.; Oh, J.; Bowonder, A.; Park, C.; Park, C.S.; Smith, C.; Majhi, P.; et al. Si tunnel transistors with a novel silicided source and 46mV/dec swing. In Proceedings of the 2010 symposium on VLSI technology (VLSIT), Honolulu, HI, USA, 15–17 June 2010; pp. 121–122. [\[CrossRef\]](http://dx.doi.org/10.1109/VLSIT.2010.5556195)
- 26. Chang, H.Y.; Adams, B.; Chien, P.Y.; Li, J.; Woo, J.C. Improved subthreshold and output characteristics of source-pocket Si tunnel FET by the application of laser annealing. *IEEE Trans. Electron Devices* **2013**, *60*, 92–96. [\[CrossRef\]](http://dx.doi.org/10.1109/TED.2012.2228006)
- 27. Leonelli, D.; Vandooren, A.; Rooyackers, R.; Verhulst, A.S.; Huyghebaert, C.; De Gendt, S.; Heyns, M.M.; Groeseneken, G. Novel architecture to boost the vertical tunneling in tunnel field effect transistors. In Proceedings of the 2011 IEEE International SOI Conference (SOI), Tempe, AZ, USA, 3–6 October 2011; pp. 1–2. [\[CrossRef\]](http://dx.doi.org/10.1109/SOI.2011.6081704)
- 28. Mayer, F.; Le Royer, C.; Damlencourt, J.F.; Romanjek, K.; Andrieu, F.; Tabone, C.; Previtali, B.; Deleonibus, S. Impact of SOI, $Si_{1-x} Ge_x$ OI and GeOI substrates on CMOS compatible tunnel FET performance. In Proceedings of the 2008 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 15–17 December 2008; pp. 1–5. [\[CrossRef\]](http://dx.doi.org/10.1109/IEDM.2008.4796641)
- 29. Moselund, K.E.; Bjork, M.T.; Schmid, H.; Ghoneim, H.; Karg, S.; Lortscher, E.; Riess, W.; Riel, H. Silicon nanowire tunnel FETs: Low-temperature operation and influence of high-κ gate dielectric. *IEEE Trans. Electron Devices* **2011**, *58*, 2911–2916. [\[CrossRef\]](http://dx.doi.org/10.1109/TED.2011.2159797)
- 30. Gandhi, R.; Chen, Z.X.; Singh, N.; Banerjee, K.; Lee, S.J. Vertical Si-nanowire n-type tunneling FETs with low subthreshold swing (≤50 mV/decade) at room temperature. *IEEE Electron Device Lett.* **2011**, *32*, 437–439. [\[CrossRef\]](http://dx.doi.org/10.1109/LED.2011.2106757)
- 31. Walke, A.M.; Vandooren, A.; Rooyackers, R.; Leonelli, D.; Hikavyy, A.; Loo, R.; Verhulst, A.S.; Kao, K.-H.; Huyghebaert, C.; Groeseneken, G.; et al. Fabrication and Analysis of a Si/Si_{0.55}Ge_{0.45} Heterojunction Line Tunnel FET. *IEEE Trans. Electron Devices* **2014**, *61*, 707–715. [\[CrossRef\]](http://dx.doi.org/10.1109/TED.2014.2299337)
- 32. Chen, Y.H.; Yen, L.C.; Chang, T.S.; Chiang, T.Y.; Kuo, P.Y.; Chao, T.S. Low-temperature polycrystalline-silicon tunneling thin-film transistors with MILC. *IEEE Electron Device Lett.* **2013**, *34*, 1017–1019. [\[CrossRef\]](http://dx.doi.org/10.1109/LED.2013.2266331)
- 33. Kim, S.H.; Kam, H.; Hu, C.; Liu, T.J.K. Germanium-source tunnel field effect transistors with record high ION/IOFF. In Proceedings of the 2009 Symposium on VLSI Technology, Honolulu, HI, USA, 16–18 June 2009; pp. 178–179.
- 34. Morita, Y.; Mori, T.; Migita, S.; Mizubayashi, W.; Tanabe, A.; Fukuda, K.; Matsukawa, T.; Endo, K.; O'uchi, S.; Liu, Y.X.; et al. Synthetic electric field tunnel FETs: Drain current multiplication demonstrated by wrapped gate electrode around ultrathin epitaxial channel. In Proceedings of the 2013 Symposium on VLSI Technology (VLSIT), Kyoto, Japan, 11–13 June 2013; pp. T236–T237.
- 35. Morita, Y.; Mori, T.; Migita, S.; Mizubayashi, W.; Tanabe, A.; Fukuda, K.; Matsukawa, T.; Endo, K.; O'uchi, S.; Liu, Y.X.; et al. Performance enhancement of tunnel field-effect transistors by synthetic electric field effect. *IEEE Electron Device Lett.* **2014**, *35*, 792–794. [\[CrossRef\]](http://dx.doi.org/10.1109/LED.2014.2323337)
- 36. Villalon, A.; Le Royer, C.; Nguyen, P.; Barraud, S.; Glowacki, F.; Revelant, A.; Selmi, L.; Cristoloveanu, S.; Tosti, L.; Vizioz, C.; et al. First demonstration of strained SiGe nanowires TFETs with ION beyond 700µA/µm. In Proceedings of the 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, Honolulu, HI, USA, 9–12 June 2014; pp. 1–2. [\[CrossRef\]](http://dx.doi.org/10.1109/VLSIT.2014.6894369)
- 37. Villalon, A.; Le Royer, C.; Cassé, M.; Cooper, D.; Prévitali, B.; Tabone, C.; Hartmann, J.-M.; Perreau, P.; Rivallin, P.; Damlencourt, J.-F.; et al. Strained tunnel FETs with record I ON: First demonstration of ETSOI TFETs with SiGe channel and RSD. In Proceedings of the 2012 Symposium on VLSI technology (VLSIT), Honolulu, HI, USA, 12–14 June 2012; pp. 49–50. [\[CrossRef\]](http://dx.doi.org/10.1109/VLSIT.2012.6242455)

© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(http://creativecommons.org/licenses/by/4.0/\)](http://creativecommons.org/licenses/by/4.0/.).