



## Article

# Comprehensive Power Gain Assessment of GaN-SOI-FinFET for Improved RF/Wireless Performance Using TCAD

Ajay Kumar <sup>1</sup> , Neha Gupta <sup>2</sup>, Amit Kumar Goyal <sup>3</sup> and Yehia Massoud <sup>3,\*</sup><sup>1</sup> ECE Department, Jaypee Institute of Information Technology, Noida 201309, India<sup>2</sup> ASH Department, Dr. Akhilesh Das Gupta Institute of Technology & Management, New Delhi 110053, India<sup>3</sup> Innovative Technologies Laboratories (ITL), King Abdullah University of Science and Technology (KAUST), Thuwal 23955, Saudi Arabia

\* Correspondence: yehia.massoud@kaust.edu.sa

**Abstract:** In this work, we present a radio frequency (RF) assessment of the nanoscale gallium nitride-silicon-on-insulator fin field-effect transistor (GaN-SOI-FinFET). All the performances of the device were compared with GaN-FinFET and conventional FinFET (Conv. FinFET) simultaneously. All the results show that the power gains significantly improved in terms of  $G_{ma}$ ,  $G_{ms}$ , Stern stability factor (SS),  $G_{MT}$ , and intrinsic delay in comparison with conventional FinFET. Current gain and unilateral power gain were also evaluated for the extraction of  $f_T$  (cut-off frequency) and  $f_{MAX}$ , respectively.  $f_T$  and  $f_{MAX}$  were enhanced by 88.8% and 94.6%, respectively. This analysis was performed at several THz frequencies. Further, the parametric assessment was also performed in terms of gate length and oxide thickness to find the optimized value of gate length and oxide thickness. The implementation of GaN in the channel reduces the parasitic capacitance and paves the way for high-performance RF applications.

**Keywords:** cut-off frequency; GaN-SOI-FinFET; maximum oscillator frequency; power gains; RF



**Citation:** Kumar, A.; Gupta, N.; Goyal, A.K.; Massoud, Y. Comprehensive Power Gain Assessment of GaN-SOI-FinFET for Improved RF/Wireless Performance Using TCAD. *Micromachines* **2022**, *13*, 1418. <https://doi.org/10.3390/mi13091418>

Academic Editor: Chettyalayam (Selva) Selvakumar

Received: 20 July 2022

Accepted: 26 August 2022

Published: 28 August 2022

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).


## 1. Introduction

Continuous scaling of metal oxide semiconductor (MOS) devices is required for high speed, better performance, and higher power efficiency. Scaling leads to undesirable short channel effects (SCEs) and parasitic capacitances in an MOS device, which make it unsuitable for RF application. To overcome these effects, 3D structures based on silicon, such as FinFETs [1–3], gate-all-around FinFET and FETs [4–6], and many FETs with multi-gate, have been developed [7,8]. In recent years, different materials have been introduced in nanochannel transistors, which exhibit better performance. Such devices present near ideal subthreshold slope and lower leakage currents [9]. Gallium nitride (GaN) is used for high voltage and frequency operation owing to its larger bandgap, higher electron mobility, and ability to operate at very high temperatures without degrading its characteristics [10,11]. The FinFETs based on GaN have better gate controllability due to the nonplanar 3D structure [12]. Very low thermal resistance has been observed in GaN material, which makes it suitable for power transistors [13]. Therefore, the self-heating effect was not considered in this analysis. Many other properties make it a more desirable semiconductor for high frequency (THz range) applications [14,15].

This work emphasizes the RF performance of GaN-SOI-FinFET and compares it with two other devices called GaN-FinFET and Conv. FinFET using TCAD. Many figures of merit, such as  $G_{ma}$ ,  $G_{ms}$ , Stern stability factor (SS),  $G_{MT}$ , and intrinsic delay, were considered and compared with their counterparts. Current gain and unilateral power gain were also considered for the extraction of  $f_T$  and  $f_{MAX}$ . Further, parametric assessment was also performed in terms of gate length and oxide thickness to find the optimized value of gate length and oxide thickness. Due to the rising need for high-speed electronics goods, precise modelling of a FinFET device is needed at high frequencies to demonstrate the behaviours in microwave circuits.

## 2. Device Structure and Simulation Methodology

Figure 1 shows the three-dimensional and two-dimensional device design of the GaN-SOI-FinFET. The proposed device structure (shown in Figure 1) is heterojunction-free; there is no 2DEG (2D electron gas). For this work, 8 nm gate length ( $L_G$ ) was considered along with the oxide thickness ( $t_{ox}$ ) of 1 nm on all three fins' sides. The width ( $W_{Fin}$ ) and height ( $H_{Fin}$ ) of the fin are 4 nm and 8 nm, respectively. Low doping concentration ( $10^{16} \text{ cm}^{-3}$ ) was considered in the channel region ( $N_{Ch}$ ) uniformly; however, high ( $10^{21} \text{ cm}^{-3}$ ) doping concentration of Si (uniform) was considered in the source/drain ( $N_{S,D}$ ) regions. The device parameters are summarized in Table 1.  $ZrO_2$  is used as high-k material to reduce leakage currents and increase the physical oxide thickness without significantly increasing the actual effective oxide thickness of gate dielectrics. The increased physical thickness contributes to the reduction in tunneling of carriers through the dielectric. The gate electrode work function is 5.0 eV (nickel).



**Figure 1.** (a) Three-dimensional Device structure of GaN-SOI-FinFET, (b) 2D view of GaN-SOI-FinFET, and (c) 3D meshed device structure.

**Table 1.** Device Parameters.

Parameter	Dimension
$L_G$ (nm)	8
Length of Source ( $L_S$ ) and Drain ( $L_D$ ) (nm)	10
Fin Height, $H_{Fin}$ (nm)	8
Fin Width, $W_{Fin}$ (nm)	4
Oxide Thickness, $t_{OX}$ (nm)	1
$N_{Ch}$ ( $\text{cm}^{-3}$ )	$1.0 \times 10^{16}$
$N_{S,D}$ ( $\text{cm}^{-3}$ )	$1.0 \times 10^{21}$

In this work, the proposed device (GaN-SOI-FinFET) was simultaneously compared with GaN-FinFET and conventional FinFET. GaN-FinFET architecture has the same dimensions as the proposed device without SOI and high-k material ( $ZrO_2$ ). Conventional FinFET has silicon (Si) in the channel region instead of GaN. In the conventional device, high-k material ( $ZrO_2$ ) was also not used, and the rest of the device dimensions are the same as the proposed device.

We used a TCAD device simulator to perform the entire simulation [16]. We performed the numerical simulation followed by device design in this work. The construction of structure and numerical resolution are the two key processes in TCAD device simulation. While the numerical element entails defining the work function and selecting the necessary physical models and mathematical techniques to be employed in the simulation, structure design entails establishing the mesh, then specifying the various regions in the device, the doping, and the electrodes [16]. The constant voltage and temperature model was considered for the numerical simulation of the device and this model is used to account for the mobility degradation and the ionized impurity scattering caused due to surface roughness scattering, photon scattering, and field-dependent mobility. Next, we considered the Shockley Read Hall model for recombination effects, which is useful for the leakage current simulation.

### 3. Calibration with Experimental Data

The calibration of the proposed device was performed with experimental data [17] as shown in Figure 2. A device with a 100 nm gate length is calibrated with experimental work of heterojunction-free GaN FinFET [17] for more validation with our simulated data. This well calibrated result (Figure 2) shows the validity of simulation models.




Figure 2.  $I_{ds}$ - $V_{ds}$  characteristics calibration of experimental GaN FinFET [17].

### 4. Result and Discussion

The energy band diagram of the proposed GaN-SOI-FinFET device across the vertical cross-section (with conduction band, valence band, and Fermi level) is depicted in Figure 3. For the improved RF performance of the proposed device, various gain parameters were evaluated. In order to evaluate power gains, first  $G_{ma}$  and  $G_{ms}$  were evaluated for conventional FinFET, GaN-FinFET, and GaN-SOI-FinFET using Equation (1) [18]. All the data for  $G_{ma}$  and  $G_{ms}$  were plotted against frequency (in THz range) as reflected in Figure 4. Figure 4 shows the improved performance of GaN-SOI-FinFET in comparison with GaN-FinFET and conventional FinFET.  $G_{ma}$  and  $G_{ms}$  represent the desirable maximum theoretical power gain of the device. To define the  $G_{ma}$ , a two-port network was considered and defined as the ratio of the power available (maximum) at load to the power available (maximum) at the source. GaN-SOI-FinFET depicts substantial improvement in  $G_{ma}$  and  $G_{ms}$  due to the electrical properties of GaN as the larger value of  $G_{ma}$  and  $G_{ms}$  is desirable for high-frequency applications.

$$G_{ma} = \frac{P_{load,max}}{P_{source,max}} \quad (1)$$




Figure 3. Energy Band diagram for the vertical cross-section of GaN-SOI FinFET.




Figure 4. Gma and Gms for Conventional and GaN-SOI-FinFET.

Low-noise amplifier (LNA) designing is as important as power gains for RF amplifiers and in this way stability is the key parameter. An amplifier’s stability is also known as the Stern stability factor ( $K$ ), and has a value of  $K$  usually  $>1$  at high frequency and  $<1$  at low frequency [19,20].  $K$  can be defined as in Equation (2) [18,21],


$$K = \frac{1 + |\Delta|^2 - |S_{11}|^2 - |S_{22}|^2}{2 \cdot |S_{12} \cdot S_{21}|} \quad (2)$$

Here, coefficients of reflection are denoted by  $S_{11}$  and  $S_{22}$ , while coefficients of transmission are denoted by  $S_{12}$  and  $S_{21}$ , and  $\Delta$  is represented as

$$\Delta = S_{11} \times S_{22} - S_{12} \times S_{21} \quad (3)$$

The Stern stability factor for both the devices is shown in Figure 5. From Figure 5, it can be observed that  $K$  is greater than one at high frequency for the GaN-FinFET and conventional FinFET, and  $\sim 1$  (slightly  $> 1$ ) for the proposed device at a higher frequency; this is desirable for the designing of RF amplifiers.





**Figure 5.** (a) SS and Current Gain for Conventional and GaN-SOI-FinFET. (b) Unilateral Power Gain and  $G_{MT}$  for Conventional and GaN-SOI-FinFET.

Further, cut-off frequency ( $f_T$ ) was extracted from the current gain plot at unity current gain [22] (shown in Figure 5a).  $f_T$  can be defined by Equation (4) and it measures the swing and speed of high-speed digital applications [23–25]:

$$f_T = \frac{g_m}{2\pi(C_{gs} + C_{gd})} \quad (4)$$

where  $g_m$  is the transconductance and stray capacitances are represented by the gate to source capacitance ( $C_{gs}$ ) and gate to drain capacitance ( $C_{gd}$ ). These stray (parasitic) capacitances were also evaluated and plotted against frequency as shown in Figure 6. The results show that  $f_T$  increases nine-fold in GaN-SOI-FinFET compared to conventional FinFET and two-fold compared to GaN-FinFET, as shown in Figure 7a, due to reduced values of capacitances (shown in Figure 6). The maximum oscillator frequency ( $f_{MAX}$ ) was also evaluated at the unity unilateral power gain [26] (shown in Figure 5b).  $f_{MAX}$  should be as high as possible for RF applications and can be calculated as in Equation (5) [22,27]:

$$f_{MAX} = \frac{f_T}{\sqrt{4R_g(g_{ds} + 2\pi f_T C_{gd})}} \quad (5)$$

where  $g_{ds}$  is drain conductance and  $R_g$  is gate resistance. Figure 5b shows that  $f_{MAX}$  enhances ten-fold and two-fold in the GaN-SOI-based device as compared to GaN-FinFET and silicon-based FinFET, respectively, as clearly reflected in Figure 7b. Figure 5 also shows the RF performance of the device and the efficacy of the two ports in terms of  $G_{MT}$ , which is an evaluation of the effectiveness of the two ports.  $G_{MT}$  is improved in the GaN-based device compared to GaN-FinFET and silicon-based FinFET, as shown in Figure 5b, owing to GaN material in the channel region which made the device more suitable for RF applications. Thereafter, intrinsic delay (as shown in Figure 8) was calculated and plotted for both conventional FinFET and GaN-SOI-FinFET.

$$\tau = \frac{C_{gg} \cdot V_d}{I_{ON}} \quad (6)$$

where applied drain bias voltage is denoted by  $V_d$ ,  $C_{gg}$  is the gate capacitance evaluated and plotted in Figure 6, and  $I_{ON}$  is the on-current of the device. Figure 8 reflects a very high reduction (85.29%) in intrinsic delay in the GaN-based device compared to the silicon-based FinFET device due to the reduction in gate capacitances and higher current driving capability. Thus, GaN-SOI-FinFET proves to be the most suitable candidate for RF applications.




Figure 6. Parasitic capacitances (a)  $C_{gs}$ , (b)  $C_{gd}$ , and (c)  $C_{gg}$ ; plots against high frequencies (THz) for Conv. FinFET and GaN-SOI-FinFET.




Figure 7. (a)  $f_T$  and (b)  $f_{MAX}$  for Conventional and GaN-SOI-FinFET.




Figure 8. Intrinsic delay for Conv. FinFET and GaN-SOI-FinFET.

For high-frequency applications, GFP (gain frequency product) is one essential parameter and is given in Equation (7). Figure 9a shows that GFP is enhanced in the proposed device

compared to the other two devices due to the higher value of  $f_T$  and hence the gain bandwidth product (GBP) increases. Moreover, other important RF parameters were evaluated in terms of gain transconductance frequency product (GTFP) and transconductance frequency product (TFP), as expressed in Equations (8) and (9), respectively. TFP is utilized in high-speed designs as it exhibits an agreement between bandwidth and power [28]. Figure 9b shows the TFP and GTFP for GaN-SOI, GaN, and Conv. FinFETs. The result reflects that both TFP and GTFP increase for Gan-SOI-FinFET compared to GaN and Conv. FinFETs and then attain a maximum value due to the higher value of  $f_T$ . Thus, GaN-SOI-FinFET is the most suitable device design in terms of power gain improvements for RF applications.

$$GFP = \left( \frac{g_m}{g_d} \right) \times f_T \tag{7}$$

$$GTFP = \left( \frac{g_m}{g_d} \right) \times \left( \frac{g_m}{I_d} \right) \times f_T \tag{8}$$

$$TFP = \left( \frac{g_m}{I_d} \right) \times f_T \tag{9}$$




Figure 9. (a) GFP and GBP for GaN-SOI, GaN, and Conv. FinFETs. (b) TFP and GTFP for GaN-SOI, GaN, and Conv. FinFETs.

#### 4.1. Impact of Gate Length Variation

Further, to optimize the device parameters, the improved RF performance gate length was varied. Power gain parameters  $G_{ma}$  and  $G_{ms}$  were evaluated for GaN-SOI-FinFET for various gate lengths using Equation (1) [18]. All the data for  $G_{ma}$  and  $G_{ms}$  were plotted against frequency (in THz range), as reflected in Figure 10, for various gate lengths. Figure 10 shows that when the gate length is reduced from 12 nm to 6 nm, the gains are improved. GaN-SOI-FinFET depicts substantial improvement in  $G_{ma}$  and  $G_{ms}$  at 6 nm gate length, which is desirable for high-frequency applications.






Figure 10. Gma and Gms at various gate lengths of GaN-SOI-FinFET.

The Stern stability factor was also observed for different gate lengths as a function of frequency for GaN-SOI-FinFET, as shown in Figure 11a. From Figure 11a, it was observed that the Stern stability factor improved (slightly  $< 1$ ) for reduced gate length (6 nm) in the proposed device at a higher frequency and it is desirable for the designing of RF amplifiers.  $f_T$  was extracted from the current gain plot at unity current gain (shown in Figure 11a) for various gate lengths at very high frequencies. When gate length is reduced from 12 nm to 6 nm,  $f_T$  increases by 28% due to a reduction in stray capacitances, as clearly reflected in Figure 12a.




Figure 11. (a) SS and Current Gain at various gate lengths of GaN-SOI-FinFET. (b) Unilateral Power Gain and  $G_{MT}$  at various gate lengths of GaN-SOI-FinFET.






Figure 12. (a)  $f_T$  and (b)  $f_{MAX}$  at various gate lengths of GaN-SOI-FinFET.

$f_{MAX}$  was also evaluated at the unity unilateral power gain for different gate lengths (shown in Figure 11b). Figure 11b shows that  $f_{MAX}$  is enhanced by 66.66% when gate length is reduced, as shown in Figure 12b. Figure 11b also shows the RF performance of the device in terms of  $G_{MT}$  for different gate lengths and it is observed that  $G_{MT}$  is improved with the reduction in gate length to 6 nm in the proposed device, which makes the device more suitable for RF applications at 6 nm gate length. Thereafter, intrinsic delay (as shown in Figure 13) was calculated and plotted for varied gate lengths. Figure 13 reflects a very high reduction (86.66%) in intrinsic delay when gate length is reduced from 12 nm to 6 nm due to the reduction in gate capacitances and higher current-driving capability. Thus, GaN-SOI-FinFET with a 6 nm gate length proves to be the most suitable candidate for RF applications.




Figure 13. Intrinsic delay at various gate lengths of GaN-SOI-FinFET.

Figure 14a shows that GFP is enhanced (by 13.2%) in the proposed device when the gate length is reduced from 12 nm to 6 nm due to the higher value of  $f_T$  at a lower gate length and hence GBP increases by 29.69%. Moreover, GTFP and TFP were evaluated at different gate lengths, as shown in Figure 14b. Figure 14b shows TFP and GTFP increased in GaN-SOI-FinFET at lower gate lengths compared to longer gate lengths by 14.08% and 24.13%, respectively, and then attained a maximum value due to the higher value of  $f_T$ . Thus, GaN-SOI-FinFET reflects more favourable results in terms of power gain improvements for RF applications at 6 nm gate length.




Figure 14. (a) GFP and GBP at various gate lengths of GaN-SOI-FinFET. (b) TFP and GTFP at various gate lengths of GaN-SOI-FinFET.

#### 4.2. Impact of Oxide Thickness Variation

Moreover, oxide thickness was considered for the optimization of the device parameters to improve RF performance. Once again, we started with well known power gain parameters,  $G_{ma}$  and  $G_{ms}$ , which were evaluated for the proposed device for various oxide thicknesses. Both parameters were calculated and plotted against a frequency range of several THz for various oxide thicknesses, as reflected in Figure 15. Figure 15 shows that when oxide thicknesses are reduced from 1 nm to 0.5 nm, the gains are reduced due to gate leakage current and when oxide thicknesses increase from 1 nm to 2 nm, again the gains are reduced due to increased capacitances. GaN-SOI-FinFET depicts substantial improvement in  $G_{ma}$  and  $G_{ms}$  at 1 nm oxide thickness, which is the optimal value for high-frequency applications.




Figure 15.  $G_{ma}$  and  $G_{ms}$  at various oxide thicknesses of GaN-SOI-FinFET.

The Stern stability factor was also observed to optimize the oxide thickness as a function of frequency (in the THz range) for GaN-SOI-FinFET, as shown in Figure 16a. From Figure 16a, it was observed that the Stern stability factor increases (slightly  $> 1$ ) for reduced oxide thickness (0.5 nm), while increasing more when the oxide thickness increases to 2 nm at a higher frequency. For different oxide thicknesses at very high frequencies,  $f_T$  was extracted from the current gain plot at unity current gain, as shown in Figure 16a. When oxide thickness is reduced from 1 nm to 0.5 nm,  $f_T$  is slightly reduced



(by 20.31%); however, more reduction is observed when oxide thickness increases to 2 nm (by 37.5%) due to increased stray capacitances, as clearly reflected in Figure 17a.  $f_{MAX}$  was also evaluated at the unity unilateral power gain for different gate lengths, as shown in Figure 16b. Figure 16b shows that  $f_{MAX}$  is slightly reduced (by 7.5%) when oxide thickness is reduced from 1 nm to 0.5 nm; however, more reduction is observed when oxide thickness increases to 2 nm (by 45%) due to reduction in  $f_T$  as shown in Figure 17b. Figure 16b also shows the RF performance of the device in terms of  $G_{MT}$  for different oxide thicknesses and it is observed that  $G_{MT}$  is slightly reduced when oxide thickness is reduced from 1 nm to 0.5 nm; however, more reduction is observed when oxide thickness increases to 2 nm. Thereafter, the intrinsic delay was calculated and plotted for various oxide thicknesses, as shown in Figure 18. Figure 18 reflects increased values (by 98%) in intrinsic delay when oxide thickness is reduced from 1 nm to 0.5 nm; however, a higher value (by 6.5 times) is observed when oxide thickness increases to 2 nm due to reduction in gate capacitances. Thus, GaN-SOI-FinFET with 1 nm oxide thickness proves to be the most suitable candidate for RF applications.




Figure 16. (a) SS and Current Gain at various oxide thicknesses of GaN-SOI-FinFET. (b) Unilateral Power Gain and  $G_{MT}$  at various oxide thicknesses of GaN-SOI-FinFET.




Figure 17. (a)  $f_T$  and (b)  $f_{MAX}$  at various oxide thicknesses of GaN-SOI-FinFET.






Figure 18. Intrinsic delay at various oxide thicknesses of GaN-SOI-FinFET.

Figure 19a shows that GFP is slightly reduced (by 4.82%) when oxide thickness is reduced from 1 nm to 0.5 nm; however, more reduction is observed when oxide thickness increases to 2 nm (by 15.86%) due to the reduction in  $f_T$  compared to 1 nm oxide thickness, and hence GBP also follows the same patterns (by 9.3% and 26.5%). Thereafter, GTFP and TFP were evaluated at different oxide thicknesses, as shown in Figure 19b. Figure 19b shows the TFP and GTFP show the higher value at 1 nm oxide thickness and reduce their values when oxide thickness decreases/increases to 0.5/2 nm due to the change in  $f_T$ . Thus, GaN-SOI-FinFET reflects more favourable results in terms of power gain improvements for RF applications at 1 nm oxide thickness.




Figure 19. (a) GFP and GBP at various oxide thicknesses of GaN-SOI-FinFET. (b) TFP and GTFP at various oxide thicknesses of GaN-SOI-FinFET.

### 5. Conclusions

The presented work investigated the efficacy of the GaN-based SOI-FinFET device for improved RF performance. From the results, it was observed that GaN-SOI-FinFET enhanced gain matrices significantly in terms of  $G_{ma}$ ,  $G_{ms}$ , and  $G_{MT}$ . The capacitances (parasitic) were also measured in terms of  $C_{gs}$ ,  $C_{gd}$ , and  $C_{gg}$  and it is observed that these capacitances are reduced significantly, which enhances the cut-off frequency by  $\sim 9$  times and the  $f_{MAX}$  by  $\sim 18$  times in the GaN-based SOI-FinFET compared to Conv. FinFET and GaN-FinFET. The intrinsic delay was also reduced by 6.8 times in GaN-based SOI-FinFET compared to silicon-based FinFET. Further, to find the optimized value of gate length and oxide thickness, parametric assessment was also performed and it was found that 6 nm

gate length and 1 nm oxide thickness are the optimized values for desired RF performances. Thus, all the results show that GaN-based SOI-FinFET is the most suitable solution for high-performance RF applications in the sub-10 nm regime.

**Author Contributions:** Conceptualization, A.K., N.G., A.K.G. and Y.M.; formal analysis, A.K.G. and A.K.; investigation, Y.M.; methodology, A.K.; supervision, Y.M.; validation, A.K.G. and N.G.; writing—original draft, A.K., N.G. and A.K.G.; writing—review and editing, Y.M. All authors have read and agreed to the published version of the manuscript.

**Funding:** The authors would like to acknowledge the research funding to the Innovative Technologies Laboratories (ITL) from King Abdullah University of Science and Technology (KAUST).

**Data Availability Statement:** Data underlying the results presented in this paper are not publicly available at this time but may be obtained from the authors upon reasonable request.

**Conflicts of Interest:** The authors declare no conflict of interest.

## References

1. Hisamoto, D.; Lee, W.-C.; Kedzierski, J.; Takeuchi, H.; Asano, K.; Kuo, C.; Anderson, E.; King, T.-J.; Bokor, J.; Hu, C. FinFET—a self-aligned double-gate MOSFET scalable to 20 nm. *IEEE Trans. Electron Devices* **2000**, *47*, 2320–2325.
2. Yu, B.; Chang, L.; Ahmed, S.; Wang, H.; Bell, S.; Yang, C.-Y.; Tabery, C.; Ho, C.; Xiang, Q.; King, T.-J. FinFET scaling to 10 nm gate length. In Proceedings of the Digest. International Electron Devices Meeting, San Francisco, CA, USA, 8–11 December 2002; pp. 251–254.
3. Gupta, N.; Kumar, A. Assessment of High-k Gate Stack on Sub-10 nm SOI-FinFET for High-Performance Analog and RF Applications Perspective. *ECS J. Solid State Sci. Technol.* **2020**, *9*, 123009. [[CrossRef](#)]
4. Sahay, S.; Kumar, M.J. Spacer design guidelines for nanowire FETs from gate-induced drain leakage perspective. *IEEE Trans. Electron Devices* **2017**, *64*, 3007–3015. [[CrossRef](#)]
5. Colinge, J.-P.; Gao, M.; Romano-Rodriguez, A.; Maes, H.; Claeys, C. Silicon-on-insulator ‘gate-all-around device’. In Proceedings of the International Technical Digest on Electron Devices, San Francisco, CA, USA, 9–12 December 1990; pp. 595–598.
6. Kumar, B.; Chaujar, R. Analog and RF Performance Evaluation of Junctionless Accumulation Mode (JAM) Gate Stack Gate All Around (GS-GAA) FinFET. *Silicon* **2021**, *13*, 919–927. [[CrossRef](#)]
7. Farzana, E.; Chowdhury, S.; Ahmed, R.; Khan, M.Z.R. Analysis of temperature and wave function penetration effects in nanoscale double-gate MOSFETs. *Appl. Nanosci.* **2013**, *3*, 109–117. [[CrossRef](#)]
8. Xue, Y.; Jiang, Y.; Li, F.; Zhong, R.; Wang, Q. Fabrication and characteristics of back-gate black phosphorus effect field transistors based on PET flexible substrate. *Appl. Nanosci.* **2019**, *10*, 1433–1440. [[CrossRef](#)]
9. Colinge, J.-P.; Lee, C.-W.; Afzal, A.; Akhavan, N.D.; Yan, R.; Ferain, I.; Razavi, P.; O’neill, B.; Blake, A.; White, M. Nanowire transistors without junctions. *Nat. Nanotechnol.* **2010**, *5*, 225. [[CrossRef](#)]
10. Zhang, Y.; Zubair, A.; Liu, Z.; Xiao, M.; Perozek, J.; Ma, Y.; Palacios, T. GaN FinFETs and trigate devices for power and RF applications: Review and perspective. *Semicond. Sci. Technol.* **2021**, *36*, 054001. [[CrossRef](#)]
11. Zhang, Y.; Palacios, T. (Ultra) wide-bandgap vertical power FinFETs. *IEEE Trans. Electron Devices* **2020**, *67*, 3960–3971. [[CrossRef](#)]
12. Teng, M.; Yue, H.; Chi, C.; Xiaohua, M. A new small-signal model for asymmetrical AlGaN/GaN HEMTs. *J. Semicond.* **2010**, *31*, 064002. [[CrossRef](#)]
13. Shur, M. GaN based transistors for high power applications. *Solid-State Electron.* **1998**, *42*, 2131–2138. [[CrossRef](#)]
14. Shrestha, P.; Guidry, M.; Romanczyk, B.; Hatui, N.; Wurm, C.; Krishna, A.; Pasayat, S.S.; Karnaty, R.R.; Keller, S.; Buckwalter, J.F. High linearity and high gain performance of N-polar GaN MIS-HEMT at 30 GHz. *IEEE Electron Device Lett.* **2020**, *41*, 681–684. [[CrossRef](#)]
15. Romanczyk, B.; Li, W.; Guidry, M.; Hatui, N.; Krishna, A.; Wurm, C.; Keller, S.; Mishra, U.K. N-polar GaN-on-Sapphire deep recess HEMTs with high W-band power density. *IEEE Electron Device Lett.* **2020**, *41*, 1633–1636. [[CrossRef](#)]
16. Guide, S.D.U. *Version, E Sentaurus device User Guide*; Synopsys Inc.: Mountain View, CA, USA, 2013.
17. Im, K.-S.; Jo, Y.-W.; Lee, J.-H.; Cristoloveanu, S.; Lee, J.-H. Heterojunction-free GaN nanochannel FinFETs with high performance. *IEEE Electron Device Lett.* **2013**, *34*, 381–383. [[CrossRef](#)]
18. Kumar, A.; Gupta, N.; Chaujar, R. Power gain assessment of ITO based Transparent Gate Recessed Channel (TGRC) MOSFET for RF/wireless applications. *Superlattices Microstruct.* **2016**, *91*, 290–301. [[CrossRef](#)]
19. Pati, S.K.; Koley, K.; Dutta, A.; Mohankumar, N.; Sarkar, C.K. Study of body and oxide thickness variation on analog and RF performance of underlap DG-MOSFETs. *Microelectron. Reliab.* **2014**, *54*, 1137–1142. [[CrossRef](#)]
20. Dastjerdy, E.; Ghayour, R.; Sarvari, H. Simulation and analysis of the frequency performance of a new silicon nanowire MOSFET structure. *Phys. E Low-Dimens. Syst. Nanostructures* **2012**, *45*, 66–71. [[CrossRef](#)]
21. Gupta, N.; Kumar, A.; Chaujar, R. Impact of device parameter variation on RF performance of gate electrode workfunction engineered (GEWE)-silicon nanowire (SiNW) MOSFET. *J. Comput. Electron.* **2015**, *14*, 798–810. [[CrossRef](#)]

22. Nae, B.; Lazaro, A.; Iniguez, B. High frequency and noise model of gate-all-around MOSFETs. In Proceedings of the 2009 Spanish Conference on Electron Devices, Santiago de Compostela, Spain, 11–13 February 2009; pp. 112–115.
23. Kumar, A.; Gupta, N.; Chaujar, R. TCAD RF performance investigation of Transparent Gate Recessed Channel MOSFET. *Microelectron. J.* **2016**, *49*, 36–42. [[CrossRef](#)]
24. Kumar, A.; Tripathi, M.M.; Chaujar, R. Reliability Issues of In<sub>2</sub>O<sub>5</sub>Sn Gate Electrode Recessed Channel MOSFET: Impact of Interface Trap Charges and Temperature. *IEEE Trans. Electron Devices* **2018**, *65*, 860–866. [[CrossRef](#)]
25. Kumar, A. Effect of trench depth and gate length shrinking assessment on the analog and linearity performance of TGRC-MOSFET. *Superlattices Microstruct.* **2017**, *109*, 626–640. [[CrossRef](#)]
26. Sarkar, A.; Jana, R. The influence of gate underlap on analog and RF performance of III–V heterostructure double gate MOSFET. *Superlattices Microstruct.* **2014**, *73*, 256–267. [[CrossRef](#)]
27. Gupta, N.; Chaujar, R. Investigation of temperature variations on analog/RF and linearity performance of stacked gate GEWE-SiNW MOSFET for improved device reliability. *Microelectron. Reliab.* **2016**, *64*, 235–241. [[CrossRef](#)]
28. Kumar, A.; Tripathi, M.; Chaujar, R. Investigation of parasitic capacitances of In<sub>2</sub>O<sub>5</sub>Sn gate electrode recessed channel MOSFET for ULSI switching applications. *Microsyst. Technol.* **2017**, *23*, 5867–5874. [[CrossRef](#)]