

Article

Simulation Study: The Impact of Structural Variations on the Characteristics of a Buried-Channel-Array Transistor (BCAT) in DRAM

Minjae Sun ^{1,2} , Hyoung Won Baac ³  and Changhwan Shin ^{4,*} 

¹ Department of Semiconductor Display Engineering, Sungkyunkwan University, Suwon 16419, Korea
² Samsung Institute of Technology, Samsung Co., Ltd., Hwaseong 18448, Korea
³ Department of Electrical and Computer Engineering, Sungkyunkwan University, Suwon 16419, Korea
⁴ School of Electrical Engineering, Korea University, Seoul 02841, Korea
* Correspondence: cshin@korea.ac.kr

Abstract: As the physical dimensions of cell transistors in dynamic random-access memory (DRAM) have been aggressively scaled down, buried-channel-array transistors (BCATs) have been adopted in industry to suppress short channel effects and to achieve a better performance. In very aggressively scaled-down BCATs, the impact of structural variations on the electrical characteristics can be more significant than expected. Using a technology computer-aided design (TCAD) tool, the structural variations in BCAT (e.g., the aspect ratio of the BCAT recess-to-gate length, BCAT depth, junction depth, fin width, and fin fillet radius) were simulated to enable a quantitative understanding of its impact on the device characteristics, such as the input/output characteristics, threshold voltage, subthreshold swing, on-/off-current ratio, and drain-induced barrier lowering. This work paves the road for the design of a variation-robust BCAT.



Citation: Sun, M.; Baac, H.W.; Shin, C. Simulation Study: The Impact of Structural Variations on the Characteristics of a Buried-Channel-Array Transistor (BCAT) in DRAM. *Micromachines* **2022**, *13*, 1476. <https://doi.org/10.3390/mi13091476>

Academic Editor: Chettypalayam (Selva) Selvakumar

Received: 2 August 2022

Accepted: 31 August 2022

Published: 5 September 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

Keywords: buried channel array transistor; structural variation; short channel effects; device characteristics

1. Introduction

The physical dimensions of transistors in integrated circuit (IC) have been scaled down (i) to make the density of the transistors in ICs as high as possible and (ii) to improve the electrical performance of the transistors [1,2]. However, as the channel length of the transistors (including the metal oxide semiconductor field effect transistor (MOSFET)) has been aggressively decreased, and the short channel effect (SCE) has adversely affected the devices' performance. Note that the threshold voltage in MOSFET becomes lower with a shorter channel length (which is an undesirable secondary effect). To address the SCE issue, many engineering solutions have been proposed, such as (i) the use of a new device architecture to enhance the gate-to-channel capacitive coupling (e.g., fin-shaped FET, ultra-thin-body FET, and multiple-bridge-channel FET), (ii) the use of novel materials (e.g., SiGe in source/drain or compound semiconductors in the channel to induce appropriate stress, resulting in better mobility of the electrons/holes), and (iii) the high-k/metal-gate technique for achieving an electrically thin but physically thick gate oxide layer [3–8]. One of the solutions for overcoming the SCE in DRAM (dynamic random-access memory) cell transistors is to adopt the buried-channel-array transistor (BCAT) structure. This device structure can increase the effective channel length due primarily to its recessed channel and buried gate structure [9]. However, as the 3D physical dimensions of BCATs have been significantly scaled down, it is important to study the impact of structural variations on the electrical characteristics of BCATs. Moreover, process-induced systematic/random variation results in undesired alterations to the device characteristics [10]. Thus, the impact of structural variations on the electrical characteristics of BCATs must be quantitatively

studied in order to control device characteristics in mass production and pave the road for the design of next-generation BCAT devices. In this work, a BCAT device with 20 nm-long gate length was simulated with a 3D technology computer-aided design (TCAD) tool (i.e., Synopsys Sentaurus). To obtain a nominal device structure, its device design parameters were altered in order to reveal the ways in which each parameter's variation affected the device characteristics.

2. Baseline Device Design and Its Structural Variations

The BCAT device was built with the Sentaurus TCAD tool, and a 3D bird's eye view of the device is shown in Figure 1a. The saddle-fin-shaped silicon channel was buried under the nitride (Si_3Ni_4) insulator layer and covered by the tungsten gate and silicon oxide (see Figure 1b). The cross-sectional views across the channel and along the channel is shown in Figure 1c,d, respectively. The physical gate length (L_{gate}) and recess (D_{recess}) of the baseline BCAT device was nominally set to 20 nm and 120 nm, respectively, resulting in a $D_{\text{recess}}/L_{\text{gate}}$ ($= AR_{\text{gate}}$) of ~ 6.0 (see Figure 2a). Its gate material was tungsten, with the working function of 4.8 eV. The recessed region and the saddle fin of the baseline BCAT device were surrounded by the gate oxide of 5 nm. Note that the D_{BCAT} corresponded to the thickness of the nitride in gate stack (see Figure 2b). The silicon substrate/body region was doped with 10^{17} cm^{-3} boron, while the source and drain regions were counter-doped with 10^{20} cm^{-3} arsenic. Note that the Gaussian doping profile was used for the device. The nominal junction depth (D_{junction}) was set to 40% of D_{recess} (see Figure 2c vs. Figure 2a). The saddle fin width (W_{fin}) of the nominal BCAT device was set to 17 nm (see Figure 2d). The saddle fin fillet radius (R_{fillet}) was defined as the multiplication factor of the saddle fin radius (see Figure 2e). This quantitatively indicated whether the saddle fin shape was rounded or angled [11]. The nominal R_{fillet} was set to 1.0 to ensure that the saddle fin was shaped as a semi-circle.




Figure 1. (a) A 3D bird's eye view of the buried-channel-array transistor (BCAT), (b) its saddle-fin-shaped silicon channel, and its cross-sectional view (c) across the channel (A–A') and (d) along the channel (B–B'). Note that the substrate/body region was doped with 10^{17} cm^{-3} boron, while the source and drain regions were counter-doped with 10^{20} cm^{-3} arsenic.





Figure 2. Parametric variations in the BCAT: (a) aspect ratio of the BCAT recess (D_{recess})-to-gate length (L_{gate}) (i.e., $AR_{Gate} = D_{recess}/L_{gate}$), (b) BCAT depth (D_{BCAT}), (c) junction depth ($D_{junction}$), (d) fin width (W_{fin}), and (e) fin fillet radius (R_{fillet}).

The impacts of structural variations in baseline device on its electrical characteristics were investigated. The aspect ratio of D_{recess} to L_{gate} (i.e., AR_{gate}) varied from 5 (−17% of the baseline) up to 7 (+17% of the baseline). Note that the AR_{gate} of the baseline device structure was 6. The BCAT depth (D_{BCAT}) varied from 24 nm (−33% of the baseline) to 48 nm (+33% of the baseline). Note that the D_{BCAT} of the baseline device was 36 nm. The $D_{junction}$ (which is defined as the depth at which the doping concentration is 10^{17} cm^{-3}) varied from 30% to 50% of the D_{recess} . The saddle fin width (W_{fin}) varied from 11 nm to 23 nm (i.e., −33 ~ +33% of the baseline value). Note that the nominal saddle fin width (W_{fin}) of the baseline device was 17 nm. The saddle fin fillet radius (R_{fillet}) of the baseline device was 1.0, and it varied from 0.4 (−60% of the baseline) to 0.7 (−30% of the baseline). For each structural variation mentioned above, the input/output characteristics (i.e., I_D -vs. $-V_G/I_D$ -vs. $-V_D$) were simulated (see Table 1).

Table 1. I_D - V_G and I_D - V_D of the BCAT for given parametric variations, including AR_{gate} , D_{BCAT} , $D_{junction}$, W_{fin} , and R_{fillet} . Note that the drain current is normalized to the channel width.



The Philips unified mobility model was adopted for the simulations to assess the dependence of the mobility on the electron-hole scatterings, screening of ionized impurities by charged carriers, and clustering of impurities [12]. The mobility degradation at the semiconductor–insulator interfaces due to surface roughness scattering was incorporated into the simulations using the Lombardi mobility model [13]. The Canali model was taken into account for the carrier velocity saturation in the regions with high and low electric fields [14]. The Hurkx trap-assisted tunnelling model was used to observe the band-to-band tunnelling [15].

3. Results and Discussion

For the given parameters, including AR_{gate} , D_{BCAT} , $D_{junction}$, W_{fin} , and R_{fillet} , the input/output characteristics (i.e., I_D -vs.- V_G / I_D -vs.- V_D) of the baseline device were simulated with the structural variations. The results are summarized in Table 1.

It is noteworthy that the short channel effects of the DRAM cell transistor in the ~ 20 nm technology mode were effectively rebuilt (see the I_D vs. V_D plots in Table 1). From the I_D vs. V_G plots, key device characteristics were extracted, and they are summarized in Figure 3a–d. Herein, the threshold voltage (V_{th}) was defined using the constant current method (i.e., the constant current = 10^{-7} A \times W (channel width)/L (channel length) [16]). The nominal (baseline structure) device performance metrics were: $V_{th} = 0.656$ V; SS = 76 mV/dec; on-/off-current ratio = 3.4×10^{10} ; and DIBL = 23.6 mV/V. Note that these results are within reasonable ranges ($V_{th} \approx 0.7$ V; SS < 90 mV/dec; on-/off-current ratio $\approx 10^{10}$; DIBL $\approx < 50$ mV/V) compared to the other reported/published experimental results, such as those of the 20 nm FinFET device or 30 nm buried-word-line-structured device [17,18]. Higher AR_{gate} induced a lower V_{th} , steeper subthreshold swing (SS), better drain-induced barrier lowering (DIBL), and a higher on-/off-current ratio. This is due primarily to the higher height of the saddle fin, as well as the channel region being more closely surrounded by the gate, resulting in a higher gate-to-channel coupling capacitance. Note that increasing AR_{gate} significantly affected the SS (i.e., from 74.1 mV/dec to 78.6 mV/dec; nominal SS = 76.0 mV/dec) and on-/off-current ratio (i.e., from 2.2×10^9 to 6.2×10^{11} ; nominal on-/off-current ratio = 3.4×10^{10}) at $\pm 17\%$ of the baseline. Though increasing the AR_{gate} yielded a better performance in terms of the device characteristics (i.e., a steeper SS, higher on-/off-current ratio, and lower DIBL), the difficulties involved in the fabrication process must be considered. To achieve the higher AR_{gate} , a deeper BCAT recess (D_{recess}) at the same gate length is needed, requiring more advanced technologies in the lithography and etching processes. In addition, the increase in AR_{gate} must be limited to the marginal point in order to avoid the risks of the bending/leaning of the Si active substrate or voids in the gate materials (tungsten, in this study) during the deposition process (due to imperfect deposition in the deep BCAT recessed area) [19,20]. Increasing the D_{BCAT} resulted in a lower V_{th} , non-steeper SS, lower on-/off-current ratio, and a worse DIBL. This is mainly because (1) the gate controllability decreased as the effective gate length became shorter (herein, the effective gate length was defined as the distance from the bottom of the nitride layer at the source side to that at the drain side), and because the (2) electric field intensity of the metal gate became weak. In regard to the fabrication process flow, the parameter D_{BCAT} can be controlled by adjusting the amount of the metal gate etch-back. If the metal gate etch-back or cleaning process is stable in the process deviation, it may provide a useful option for achieving the higher SS, on-/off-current, and lower DIBL [21].

However, the purpose of the stacking nitride insulator layer on top of the metal gate is to reduce gate-induced drain leakage (GIDL) by isolating the metal gate and drain and reducing the metal gate–drain overlapped region. Thus, the D_{BCAT} must be adjusted and limited to the appropriate level in order to meet the device specifications, such as the GIDL. Increasing the $D_{junction}$ resulted in lower V_{th} , worse DIBL, and non-steeper SS. This is due to the shortening of the effective channel length with the increasing $D_{junction}$ [22]. Varying the $D_{junction}$ might yield a better device performance without changing the physical dimensions of the device; thus, it has the advantages of avoiding any undesired defections caused by the process/structure. It was shown that increasing the $D_{junction}$ (i.e., -33% to $+33\%$ of baseline) resulted in remarkable decrease in the V_{th} (from 0.664 V to 0.641 V; nominal $V_{th} = 0.656$ V) and increase in the on-/off-current ratio (from 2.4×10^8 to 5.0×10^{11} ; nominal on-/off-current ratio = 3.4×10^{10}). However, as the DIBL increases from 21.0 mV/V to 28.2 mV/V, caused by the SCE, the control of the $D_{junction}$ must be carefully considered by compensating for the SCE (i.e., silicon-on-insulator or junction engineering, such as pocket implanting, etc.). A narrower fin width (W_{fin}) resulted in a lower V_{th} , non-steeper SS, and higher on-/off-current ratio. The channel region becomes fully depleted with the narrower fin width, so that the gate controllability of the channel region is enhanced [23]. A narrower W_{fin} would require more advanced technologies in the fabrication process (i.e., smaller-scale lithography or etching processes), as the lateral size of the active Si becomes smaller. Similar to those of the AR_{gate} , the risks of the leaning/bending of the active silicon substrate must be considered, since the aspect ratio of the height of the active silicon to W_{fin}

increases as the W_{fin} decreases. Compared to the other parametric variations, the parameter, R_{fillet} , resulted in the least significant variation (i.e., <5%) in the device performance. This is because the saddle fin width was less than the fin height ($W_{fin} = 17$ nm, $H_{fin} = 48$ nm). Otherwise, the R_{fillet} would have affected the device performance. If the corner of the saddle fin becomes more rounded, the device reliability will be less degraded due to the less concentrated electric field at the corner [24,25].




Figure 3. Performance metrics of BCAT: (a) threshold voltage (V_{th}), (b) subthreshold swing (SS), (c) on-/off-current ratio, and (d) drain-induced barrier lowering (DIBL) for given parametric variations.

4. Conclusions

The buried-channel-array transistor (BCAT) with a 20 nm-long gate length was simulated with the Sentaurus TCAD tool, and then the impacts of the structure variations on its device characteristics were investigated. For the given baseline device structure, the structure parameters including AR_{gate} , D_{BCAT} , $D_{junction}$, W_{fin} , and R_{fillet} were adjusted in order to quantitatively observe the variations in the input/output characteristics and key device performance metrics (i.e., V_{th} , SS, on-/off-current ratio, and DIBL). When the $D_{junction}$ was altered (i.e., $\pm 33\%$), the V_{th} variation (between 0.664 V and 0.641 V; nominal $V_{th} = 0.656$ V) and DIBL (from 21.0 mV/V to 28.2 mV/V; nominal DIBL = 23.6 mV/V) were most significantly degraded/affected. When the AR_{gate} was increased by +17% (vs. the baseline), the on-/off-current ratio was most significantly increased up to 6.2×10^{11} (note that the on-/off-current ratio of the baseline was 3.4×10^{10}). Among the other structural parameters, it turned out that R_{fillet} minimally affected the device performance (i.e., <5%). Those structural variations, in the end, affected the gate-to-channel capacitances, effective channel length, and depletion regions of the BCAT.

Author Contributions: Conceptualization, M.S.; methodology, M.S.; software, M.S. and C.S.; validation, M.S., H.W.B. and C.S.; formal analysis, M.S., H.W.B. and C.S.; investigation, M.S., H.W.B. and C.S.; resources, C.S.; data curation, M.S.; writing—original draft preparation, M.S.; writing—review and editing, H.W.B. and C.S.; visualization, M.S.; supervision, H.W.B. and C.S.; project administration, C.S.; funding acquisition, C.S. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by the National Research Foundation of Korea (NRF) through a grant funded by the Korean government (MSIT) (no. 2020R1A2C1009063, 2020M3F3A2A01082326, 2020M3F3A2A01081672, and 2020M3F3A2A02082436). The EDA tool was provided by the IC Design Education Center (IDEC), Republic of Korea.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: The data presented in this study are available on request from the corresponding author.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Kinam, K. From the future Si technology perspective: Challenges and opportunities. In Proceedings of the 2010 International Electron Devices Meeting, San Francisco, CA, USA, 6–8 December 2010; pp. 1.1.1–1.1.9.
2. Mack, C.A. Fifty Years of Moore's Law. *IEEE Trans. Semicond. Manuf.* **2011**, *24*, 202–207. [[CrossRef](#)]
3. Ahmad, W.; Gong, Y.; Abbas, G.; Khan, K.; Khan, M.; Ali, G.; Shuja, A.; Tareen, A.K.; Khan, Q.; Li, D. Evolution of low-dimensional material-based field-effect transistors. *Nanoscale* **2021**, *13*, 5162–5186. [[CrossRef](#)] [[PubMed](#)]
4. Hisamoto, D.; Wen-Chin, L.; Kedzierski, J.; Takeuchi, H.; Asano, K.; Kuo, C.; Anderson, E.; Tsu-Jae, K.; Bokor, J.; Chenming, H. FinFET—a self-aligned double-gate MOSFET scalable to 20 nm. *IEEE Trans. Electron Devices* **2000**, *47*, 2320–2325. [[CrossRef](#)]
5. Suzuki, K.; Pidin, S. Short-channel single-gate SOI MOSFET model. *IEEE Trans. Electron Devices* **2003**, *50*, 1297–1305. [[CrossRef](#)]
6. Bae, G.; Bae, D.I.; Kang, M.; Hwang, S.M.; Kim, S.S.; Seo, B.; Kwon, T.Y.; Lee, T.J.; Moon, C.; Choi, Y.M.; et al. 3 nm GAA Technology featuring Multi-Bridge-Channel FET for Low Power and High-Performance Applications. In Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 1–5 December 2018; pp. 28.27.21–28.27.24.
7. Lee, M.L.; Fitzgerald, E.A.; Bulsara, M.T.; Currie, M.T.; Lochtefeld, A. Strained Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect transistors. *J. Appl. Phys.* **2004**, *97*, 011101. [[CrossRef](#)]
8. Frank, M.M. High-k/metal gate innovations enabling continued CMOS scaling. In Proceedings of the European Solid-State Device Research Conference (ESSDERC), Helsinki, Finland, 12–16 September 2011; pp. 25–33.
9. Lee, J.-s.; Park, J.-h.; Kim, G.; Choi, H.D.; Lee, M.J. Partial Isolation Type Buried Channel Array transistor (Pi-BCAT) for a Sub-20 nm DRAM Cell Transistor. *Electronics* **2020**, *9*, 1908. [[CrossRef](#)]
10. Kuhn, K.; Kenyon, C.; Kornfeld, A.; Liu, M.; Maheshwari, A.; Wei-Kai, S.; Sivakumar, S.; Taylor, G.; VanDerVoorn, P.; Zawadzki, K. Managing Process Variation in Intel's 45nm CMOS Technology. *Intel. Technol. J.* **2008**, *12*, 93–109.
11. Bordoloi, S.; Ray, A.; Trivedi, G. Numerical analysis of the Impact of Gate Geometry variations on the Reliability of AlGaN/GaN HEMT. In Proceedings of the 2021 IEEE 4th International Conference on Computing, Power and Communication Technologies (GUCON), Kuala Lumpur, Malaysia, 24–26 September 2021; pp. 1–5.
12. Darwish, M.N.; Lentz, J.L.; Pinto, M.R.; Zeitzoff, P.M.; Krutsick, T.J.; Vuong, H.H. An improved electron and hole mobility model for general purpose device simulation. *IEEE Trans. Electron Devices* **1997**, *44*, 1529–1538. [[CrossRef](#)]
13. Klaassen, D.B.M. A unified mobility model for device simulation. In Proceedings of the International Technical Digest on Electron Devices, San Francisco, CA, USA, 9–12 December 1990; pp. 357–360.
14. Canali, C.; Majni, G.; Minder, R.; Ottaviani, G. Electron and Hole Drift Velocity Measurements in Silicon and Their Empirical Relation to Electric Field and Temperature. *IEEE Trans. Electron Devices* **1975**, *22*, 1045–1047. [[CrossRef](#)]
15. Hurkx, G.A.M.; Klaassen, D.B.M.; Knuvers, M.P.G. A new recombination model for device simulation including tunneling. *IEEE Trans. Electron Devices* **1992**, *39*, 331–338. [[CrossRef](#)]
16. Ortiz-Conde, A.; García-Sánchez, F.J.; Muci, J.; Terán Barrios, A.; Liou, J.J.; Ho, C.-S. Revisiting MOSFET threshold voltage extraction methods. *Microelectron. Reliab.* **2013**, *53*, 90–104. [[CrossRef](#)]
17. Schloesser, T.; Jakubowski, F.; Kluge, J.V.; Graham, A.; Slesazek, S.; Popp, M.; Baars, P.; Mueemler, K.; Moll, P.; Wilson, K.; et al. 6F2 buried wordline DRAM cell for 40nm and beyond. In Proceedings of the 2008 IEEE International Electron Devices Meeting, San Francisco, CA, USA, 15–17 December 2008; pp. 1–4.
18. Yang-Kyu, C.; Lindert, N.; Peiqi, X.; Tang, S.; Daewon, H.; Anderson, E.; Tsu-Jae, K.; Bokor, J.; Chenming, H. Sub-20 nm CMOS FinFET technologies. In Proceedings of the International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224), Washington, DC, USA, 2–5 December 2001; pp. 19.11.11–19.11.14.
19. Cheng, L.; Hai, Z.; Gang, M. Fin bending mechanism investigation for 14nm FinFET technology. In Proceedings of the 2017 China Semiconductor Technology International Conference (CSTIC), Shanghai, China, 12–13 March 2017; pp. 1–3.
20. Gencer, A.H.; Tsamados, D.; Moroz, V. Fin bending due to stress and its simulation. In Proceedings of the 2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Glasgow, UK, 3–5 September 2013; pp. 109–112.
21. Vos, R.; Arnauts, S.; Bovie, I.; Onsia, B.; Garaud, S.; Xu, K.; Hongyu, Y.; Kubicek, S.; Rohr, E.; Schram, T.; et al. Challenges with Respect to High-k/Metal Gate Stack Etching and Cleaning. *ECS Trans.* **2007**, *11*, 275–283. [[CrossRef](#)]
22. Sleva, S.; Taur, Y. The influence of source and drain junction depth on the short-channel effect in MOSFETs. *IEEE Trans. Electron Devices* **2005**, *52*, 2814–2816. [[CrossRef](#)]

23. Hisamoto, D.; Kaga, T.; Takeda, E. Impact of the vertical SOI 'DELTA' structure on planar device technology. *IEEE Trans. Electron Devices* **1991**, *38*, 1419–1424. [[CrossRef](#)]
24. Marchetti, S.; Rozzi, T. Electric field singularities at sharp edges of planar conductors. *IEEE Trans. Antennas Propag.* **1991**, *39*, 1312–1320. [[CrossRef](#)]
25. Tai-Su, P.; Yu Gyun, S.; Han Sin, L.; Moon Han, P.; Sang Dong, K.; Ho Kyu, K.; Young Bum, K.; Moon Yong, L. Correlation between gate oxide reliability and the profile of the trench top corner in Shallow Trench Isolation (STI). In Proceedings of the International Electron Devices Meeting. Technical Digest, San Francisco, CA, USA, 8–11 December 1996; pp. 747–750.