



Article

Influence of Gate Geometry on the Characteristics of AlGaN/GaN Nanochannel HEMTs for High-Linearity Applications

Meng Zhang¹, Yilin Chen², Siyin Guo¹ , Hao Lu^{1,*} , Qing Zhu¹, Minhan Mi^{1,*}, Mei Wu¹, Bin Hou¹, Ling Yang¹, Xiaohua Ma¹ and Yue Hao¹

¹ School of Microelectronics, Xidian University, Xi'an 710071, China

² Key Laboratory of Wide Band-Gap Semiconductor Materials and Devices, School of Microelectronics, Xidian University, Xi'an 710071, China

* Correspondence: luhao@xidian.edu.cn (H.L.); mhmi@xidian.edu.cn (M.M.)

Abstract: In this study, AlGaN/GaN nanochannel high-electron-mobility transistors (HEMTs) with tri-gate (TGN-devices) and dual-gate (DGN-devices) structures were fabricated and investigated. It was found that the peak value of the transconductance (G_m), current gain cut-off frequency (f_T) and power gain cut-off frequency (f_{max}) of the TGN-devices were larger than that of the DGN-devices because of the enhanced gate control from the top gate. Although the TGN-devices and DGN-devices demonstrated flattened transconductance, f_T and f_{max} profiles, the first and second transconductance derivatives of the DGN-devices were lower than those of the TGN-devices, implying an improvement in linearity. With the nanochannel width decreased, the peak value of the transconductance and the first and second transconductance derivatives increased, implying the predominant influence of sidewall gate capacitance on the transconductance and linearity. The comparison of gate capacitance for the TGN-devices and DGN-devices revealed that the gate capacitance of the tri-gate structure was not simply a linear superposition of the top planar gate capacitance and sidewall gate capacitance of the dual-gate structure, which could be attributed to the difference in the depletion region shape for tri-gate and dual-gate structures.



Citation: Zhang, M.; Chen, Y.; Guo, S.; Lu, H.; Zhu, Q.; Mi, M.; Wu, M.; Hou, B.; Yang, L.; Ma, X.; et al. Influence of Gate Geometry on the Characteristics of AlGaN/GaN Nanochannel HEMTs for High-Linearity Applications.

Micromachines **2023**, *14*, 1513.
<https://doi.org/10.3390/mi14081513>

Academic Editors: Zeheng Wang and Jingkai Huang

Received: 29 June 2023
Revised: 24 July 2023
Accepted: 25 July 2023
Published: 28 July 2023



Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

Keywords: GaN; high electron mobility transistors; nanochannel; tri-gate; dual-gate

1. Introduction

Gallium nitride (GaN)-based high-electron-mobility transistors (HEMTs) have great potential for high-frequency and high-power applications because of the advantages of heterojunction materials, including their high breakdown electric field, high two-dimensional electron gas (2DEG) sheet density and high electron mobility [1–4], leading to potential RF applications, including remote sensing, radar and wireless communication [5,6]. Except for the superiority of GaN-based HEMTs mentioned above, linearity is also a key characteristic for RF applications, especially for wireless communication. However, the transconductance nonlinearity, which is defined as the reduction of transconductance and f_T at a high drain current density level in GaN-based HEMTs, can limit the device linearity, leading to distortion of the signal [7,8]. Several structures can be used to alleviate this, such as graded polarization field effect transistors [9], double-channel heterojunctions [10], coupling-channel structures [11], N-polar HEMTs [12] and nanochannel structures [13]. Aside from these structures, nanochannel structures have attracted more attention because of the additional improvement in the electron velocity [14], self-heating effect [15], subthreshold swing [16], breakdown voltage [17] and so on. Moreover, a nanochannel structure can modulate the threshold voltage by varying the nanochannel width [18], which is also helpful for the improvement in linearity via threshold voltage synthesis and transconductance compensation [8,19,20].

For a nanochannel structure, there are two different gate structures, namely, a tri-gate structure [21,22] and dual-gate structure [23–26], which demonstrate the potential for the

improvement in device linearity. Compared with tri-gate GaN HEMTs with multiple channels [27], dual-gate GaN HEMTs for multi-channel epitaxial design can achieve flattened transconductance, and thus, improve the device linearity and saturated current density simultaneously [25,26]. However, the characteristic difference between tri-gate and dual-gate structures has rarely been compared simultaneously. Moreover, the influence of source resistance nonlinearity on the linearity of GaN-based nanochannel HEMTs with tri-gate and dual-gate structures has been developed, but the influence of the capacitance from the sidewall gate was less mentioned.

In this work, AlGaIn/GaN nanochannel HEMTs with tri-gate (TGN-devices) and dual-gate structures (DGN-devices) were fabricated and investigated. The DC characteristics and small-signal characteristics were compared and analyzed. The TGN-devices demonstrated a higher peak value of transconductance and cut-off frequency than that of the DGN-devices, but the DGN-devices presented lower second transconductance derivatives, implying better linearity. The gate capacitances of the TGN-devices and DGN-devices were compared and the influence of the capacitance from the sidewall gate is discussed.

2. Device Fabrication

The schematics of the TGN-devices and DGN-devices investigated in this manuscript are shown in Figure 1. The TGN-devices and DGN-devices were fabricated on the same wafer. The epitaxial heterostructure consisted of a 100 nm AlN nuclear layer, a 2 μm GaN buffer layer, a 1 nm AlN interlayer and a 20 nm AlGaIn barrier layer with an aluminum composition of 23% from bottom to top, grown on a sapphire substrate. A sheet density of $369 \Omega/\square$, a two-dimensional electron gas (2DEG) of $9.1 \times 10^{12} \text{ cm}^{-2}$ and 2DEG mobility of $1860 \text{ cm}^2/\text{V}\cdot\text{s}$ was obtained via Hall measurements at room temperature. The fabrication process of devices started with the formation of an ohmic contact on the source and drain using conventional Ti/Al/Ni/Au (20/160/55/45 nm) metal stack evaporation, followed by rapid annealing at 850 $^\circ\text{C}$ for 50 s in ambient N_2 . After the device's electrical isolation was realized via nitrogen implantation, an ohmic contact resistance of $0.5 \Omega\cdot\text{mm}$ was verified using a transmission line measurement (TLM). A 120 nm SiN layer was deposited for surface passivation via plasma-enhanced chemical vapor deposition (PECVD). For the TGN-devices, as shown in Figure 1a,c, the nanochannel was surrounded and contacted from three directions by the Ni/Au gate metal, including the top and two sidewalls of the nanochannel. Figure 1e shows the cross-section FIB-SEM photo of a TGN-device. Figure 1g shows the fabrication process flow of a TGN-device. The gate foot defined a gate length (L_g) of 0.2 μm using electron beam lithography (EBL) and CF_4 -based inductively coupled plasma (ICP) etching to remove SiN on the gate region. Then, a nanochannel with a width (W_{fin}) of 150, 200 or 250 nm was defined using EBL, followed by BCl_3/Cl_2 -based ICP etching. As shown in Figure 1b,d, for the DGN-devices, although the nanochannel was surrounded from three directions by the Ni/Au gate metal, the nanochannel was contacted by the Ni/Au gate on the two sidewalls and there was a 120 nm thick SiN passivation dielectric between the top of the nanochannel and the Ni/Au gate. The PECVD SiN was amorphous and would not exert an influence on the polarization charges. Figure 1f shows the cross-section FIB-SEM photo of a DGN-device. Figure 1h shows the fabrication process flow of a DGN-device. The nanochannel width of the DGN-devices was equal to that of the TGN-devices and was directly realized via EBL, CF_4 -based ICP etching and BCl_3/Cl_2 -based ICP etching in sequence. The length of the nanochannel was equal to the gate length for both structures. The nanochannel width (W_{fin}) and the trench (W_{trench}) region were equal for both structures. The gate electrode (Ni/Au) with a gate cap length of 1.0 μm was formed via physical vapor deposition and a lift-off process. Finally, the interconnection via Ti/Au metalization for the device test was achieved. In this study, all devices had the same gate width of 100 μm , source–drain distance of 4 μm and source–gate distance of 0.9 μm .




Figure 1. Schematic of a (a) TGN-device and (b) DGN-device; cross-section view of a (c) TGN-device and (d) DGN-device along the AA' position; cross-section FIB-SEM photo of a (e) TGN-device and (f) DGN-device along the AA' position; fabrication process flow of a (g) TGN-device and (h) DGN-device.

3. Results and Discussion

The transfer characteristics of the TGN-devices and DGN-devices are shown in Figure 2. The drain was biased at 10 V. The nanochannel widths were 150, 200 and 250 nm. The DC performance was normalized to the actual gate width. As presented in Figure 2, with the reduction in the nanochannel width, the threshold voltage (V_{th}) and the peak value of transconductance ($G_{m,peak}$) for both the TGN-devices and DGN-devices increased, which was mainly attributed to the enhanced electrostatic gate control from the sidewall gate and the reduction in the polarization charge density induced by the tensile strain relaxation [13,28]. Both the TGN-devices and DGN-devices demonstrated flattened transconductance. Figure 3 shows the V_{th} and $G_{m,peak}$ dependence on the nanochannel width (W_{fin}) for the TGN-devices and DGN-devices. As shown in Figure 3a, the gradients of the $V_{th}-W_{fin}$ curves for the TGN-devices and DGN-devices were different. As W_{fin} increased, the V_{th} of the TGN-devices decreased slowly, while that of the DGN-devices decreased rapidly. For the TGN-devices, it was implied that the influence of the sidewall gates on V_{th} was ancillary and that of the top gate was predominant, contributing to the reduced slope of the $V_{th}-W_{fin}$ relationship. As W_{fin} increased continuously, the V_{th} of the TGN-devices approximated the V_{th} of conventional planar GaN-based HEMTs and was limited [18]. However, for the DGN-devices, the influence of the sidewall gates on V_{th} dominated, indicating the strong dependence of V_{th} on W_{fin} . Moreover, because of the lack of control from the top gate in the dual-gate structure, as W_{fin} increased continuously, the threshold voltage of the DGN-devices decreased continuously without restriction. When further decreasing W_{fin} to less than 100 nm, the V_{th} of the TGN-devices and DGN-devices could be approximated [29], and the normally off TGN-devices and DGN devices could be realized. As shown in Figure 3b, the gradients of the $G_{m,peak}-W_{fin}$ curves for the tri-gate structure and dual-gate structure were similar, indicating the similar electrostatic charge control effect from the sidewall gates. For the TGN-devices and DGN-devices with the same W_{fin} , the $G_{m,peak}$ of the TGN-devices was approximately 110 mS/mm larger than that of the DGN-devices due to the increase in the capacitance from the top gate in the tri-gate structure.




Figure 2. The transfer characteristics of the (a) TGN-devices and (b) DGN-devices. The nanochannel widths were 150, 200 and 250 nm, respectively. The straight and dotted lines stood for drain current and tranconductance, respectively.




Figure 3. The dependence of (a) the threshold voltage (V_{th}) and (b) peak transconductance ($G_{m,peak}$) dependence on the nanochannel width (W_{fin}) for the TGN-devices and DGN-devices.

Figure 4 presents the gate currents for the TGN-devices and DGN-devices. As can be seen in Figure 4, for the TGN-devices, with the increase in W_{fin} , the reverse gate leakage current increased. However, for the dual-gate structure, with the increase in W_{fin} , the reverse gate leakage current was reduced. This could be attributed to the different electric field distribution dependences on W_{fin} for the tri-gate and dual-gate structures. The simulated transverse distributions of the electric field and the electric field distribution (parallel to the nanochannel length direction) of the TGN-devices and DGN-devices with W_{fin} values of 150, 200 and 250 nm are shown in Figure 5, where the simulation was performed using Silvaco Atlas [30]. The related material parameters for the simulation are listed in Table 1 [31,32]. The work function of the Ni metal (5.15 eV) [33]. Donor-type surface traps were set at the AlGaN/passivation layer interface with an activation energy of $E_C - 0.68$ eV [34] and a constant concentration of $1.2 \times 10^{13} \text{ cm}^{-2}$. These surface traps were set to compensate for the hole density on the surface [35]. The C-related traps [36] were set in the GaN buffer layer with the energy level of $E_V + 0.9$ eV as the deep acceptor trap and a constant concentration of $5 \times 10^{17} \text{ cm}^{-3}$. The buffer traps were set to compensate for the background electron density in the GaN buffer. As shown in Figure 5a, the peak electric field in the TGN-devices occurred in the region where the top gate and heterojunction interface were in contact, as depicted in the region, implying that gate leakage primarily occurred between the barrier and the top gate. However, the peak electric field in the DGN-devices occurred in the region where the sidewall gate and heterojunction interface were in contact, as depicted in region B, implying that the gate leakage primarily occurred in the sidewall depletion region.

Figure 5b shows the peak electric field distribution along the nanochannel length direction. As shown in Figure 5b, with the increase in W_{fin} , the peak electric field increased for both the TGN-devices and DGN-devices. For the TGN-devices, the gate leakage primarily occurred in region A, which was similar to conventional planar devices. The leakage mechanism for the TGN-devices was mainly attributed to Poole–Frenkel (PF) emission and Fowler–Nordheim (FN) tunneling and the influence of the electric field was more important. Therefore, the reverse gate leakage current of the TGN-devices increased with the increase in W_{fin} . On the other hand, for the DGN-devices, the gate leakage primarily occurred in region B. During the formation of the nanochannel, the etching process could introduce etching damage and defects. The leakage mechanism for the DGN-devices was primarily associated with the sidewall-related defects, and the magnitude of leakage was jointly influenced by the electric field, trap energy levels and temperature. Moreover, the DGN-devices with smaller W_{fin} values had more sidewalls, potentially resulting in a higher total leakage current. Therefore, although the DGN-device with a W_{fin} of 150 nm presented a comparatively smaller electric field, there was still a higher total leakage current, as shown in Figure 4b.




Figure 4. Gate current versus gate voltage for the (a) TGN-devices and (b) DGN-devices.




Figure 5. (a) The transverse distribution of the electric field and (b) the electric field distribution along the nanochannel length direction of the TGN-devices and DGN-devices with W_{fin} values of 150, 200 and 250 nm.

Table 1. Material parameters (bandgap, electron effective masses in the growth direction and perpendicular to the growth direction, polarization constants and lattice constants) used for the simulations [31,32]. The description of Table 1 gives the explanation of the simulation setup parameters. m_{\parallel}^* and m_{\perp}^* stand for electron effective masses in the growth direction and perpendicular to the growth direction, respectively.

	GaN	AlN	Al _{0.23} Ga _{0.77} N
E_g (300 K) (eV)	3.42	6.28	4.08
m_{\parallel}^*	0.18	0.25	0.20
m_{\perp}^*	0.20	0.33	0.23
e_{33} (C/m ²)	0.73	1.46	0.90
e_{31} (C/m ²)	−0.49	−0.60	−0.51
a_0 (Å)	3.189	3.112	3.171
c_0 (Å)	5.185	4.982	5.138

Figure 6 shows the output characteristics of the TGN-devices and DGN-devices. As shown in Figure 6, for the same W_{fin} , the TGN-devices demonstrated a higher drain current density (at gate bias of 1 V) than the DGN-devices. Moreover, for both the TGN-devices and DGN-devices, with the increase in W_{fin} , the drain current density (at a gate bias of 1 V) increased, which could be attributed to the increase in the overdrive voltage. Although the gate overdrive voltage ($V_g - V_{th}$) of the DGN-devices was higher than that of the TGN-devices for a W_{fin} of 150 nm, the saturation current of the TGN-devices was higher than that of the DGN-devices because of the higher transconductance of the TGN-devices, which was mainly attributed to the higher product of electron mobility and gate capacitance.




Figure 6. The output characteristics of the (a) TGN-devices and (b) DGN-devices.

Figure 7 shows the first and second transconductance derivatives (g_m' , g_m'') of the TGN-devices and DGN-devices. As shown in Figure 7, for the tri-gate and dual-gate structures, as W_{fin} increased, the peak value of the first and second transconductance derivatives reduced, implying an improvement in the linearity [37]. For the same W_{fin} , compared with the TGN-devices, the DGN-devices demonstrated lower first and second transconductance derivatives, indicating better linearity characteristics. It was implied that the electrostatic control from the sidewall gates was responsible for the improvement in the linearity characteristics. Moreover, the reason for the improved linearity characteristics of DGN-devices might be that the sidewall gate electrostatic control was predominant for the dual-gate structure.




Figure 7. The first and second transconductance derivatives (g_m' , g_m'') of the (a) TGN-devices and (b) DGN-devices.

To evaluate the RF characteristics of the TGN-devices and DGN-devices, the S parameters of the devices were measured using an Agilent 8363B network analyzer within the frequency range from 100 MHz to 40 GHz. The small signal characteristics of the TGN-devices and DGN-devices ($W_{fin} = 200$ nm) are presented in Figure 8a. f_T and f_{max} were extracted as the intercept of the -20 dB/decade slope for H_{21} and maximum stable gain, respectively. The f_T/f_{max} of the TGN-devices and DGN-devices were 36.9/87.1 and 18/40.6 GHz, respectively. It can be seen that the TGN-devices had an about 51% higher f_T and an about 53% higher f_{max} than the DGN-devices, which was mainly attributed to the higher extrinsic transconductance of the TGN-devices. Figure 8b shows the f_T/f_{max} dependency on the gate voltage for the TGN-devices and DGN-devices with a W_{fin} of 200 nm. It is demonstrated in Figure 8b that both the TGN-devices and DGN-devices showed a flattened f_T/f_{max} versus gate voltage curve, which was attributed to the flattened transconductance curve profile for the TGN-devices and DGN-devices. Moreover, compared with the DGN-devices, the TGN-devices realized the higher f_T/f_{max} but lower gate swing of f_T/f_{max} because of the higher transconductance and the lower gate swing of transconductance for the tri-gate structure.




Figure 8. (a) Small-signal characteristics and (b) f_T/f_{max} as a function of the gate voltage for the TGN-devices and DGN-devices. The nanochannel width was 200 nm.

The capacitance–voltage (C-V) characteristics of the TGN-devices and DGN-devices with W_{fin} of 200 nm based on FATFET structure are shown in Figure 9. The electron sheet density (n_s) is the integral of the C-V curve:

$$n_s = \frac{1}{e} \int_{V_{\text{pinch}}}^{V_g} C dV \quad (1)$$

where e is the unit electron charge, C is the capacitance of the device, V_g is the gate voltage and V_{pinch} is the threshold voltage of the C-V curve (defined as the critical gate voltage in the C-V curve with a capacitance value less than 10 nF/cm²). As shown in Figure 9, the gate capacitance of the TGN-devices and DGN-devices increased when the gate voltage was larger than the threshold voltage, implying that n_s nonlinearly increased with the linear increase in the gate voltage.




Figure 9. C-V curves and the electron sheet densities derived from the C-V curves for the TGN-devices and DGN-devices ($W_{\text{fin}} = W_{\text{trench}} = 200$ nm). The test structures were FATFETs with a gate width of 100 μm and gate length of 20 μm in order to minimize the parasitic component.

However, as shown in Figure 9, when the gate voltage was higher than the threshold voltage, the slope of the C-V curve for the DGN-devices was less than that of the TGN-devices, which indicated that the capacitance control of the tri-gate structure was not simply a linear superposition of top planar gate and sidewall gates (otherwise the slope of the C-V curve for both the TGN-devices and DGN-devices would be the same). Moreover, when the gate voltage was higher than the threshold voltage, the gate capacitance of the DGN-devices was lower than that of the TGN-devices, leading to the relatively slower increase in n_s , which was more similar to the MESFET-like electron channel and was attributed to improving the linearity of the devices.

The electron concentration distributions of the TGN-devices and DGN-devices for different gate overdrive voltages are shown in Figure 10. As shown in Figure 10, the TGN-devices and DGN-devices demonstrated different gate control abilities. For the TGN-devices, applying a negative voltage to the gate electrode led to the depletion of charge in both the barrier and the channel. The top gate played a significant role in this depletion process, while the sidewall gates assisted in controlling the channel near the sidewalls. As the V_g gradually became more positive, the depletion effect of the gate weakened, resulting in an increasing electron concentration in the barrier and channel. It was implied that the gate control from the top gate was dominant and the control of the electrons from the sidewall gate was assisted. For the DGN-devices, the presence of a 120 nm SiN layer between the top gate and the barrier limited the top gate's control capability over the channel but may improve the device reliability. Therefore, the control of the electrons from

the sidewall gate became primary and its control effectiveness for the central region of the barrier was weaker. As the gate overdrive voltage increased, a significant difference in the electron concentration arose between the central region of the barrier and the region near the sidewall gates. Furthermore, as shown in Figure 10, under the same gate overdrive voltage, the depletion region shape for the TGN-devices and DGN-devices were different, which was attributed to the different differential C-V curves of the tri-gate and dual-gate structures. Moreover, when the gate overdrive voltage increased, as shown in Figure 10, the n_s of the TGN-devices was more than that of the DGN-devices.




Figure 10. The electron concentration distribution along the gate width direction for the TGN-devices and DGN-devices with different gate overdrive voltages.

4. Conclusions

In this study, AlGaIn/GaN nanochannel HEMTs with tri-gate (TGN-devices) and dual-gate (DGN-devices) structures were fabricated and investigated. It was found that both the TGN-devices and DGN-devices demonstrated a flattened transconductance, but the $G_{m,peak}$, f_T and f_{max} values of the TGN-devices were more than those of the DGN-devices because of the enhanced gate control ability from the top gate. For the same nanochannel width, the DGN-devices demonstrated lower second transconductance derivatives, implying better linearity characteristics compared with the TGN-devices. With the decrease in the nanochannel width, for both the TGN-devices and DGN-devices, the peak value of transconductance and the first and second transconductance derivatives increased, implying the predominant influence of sidewall gate capacitance on the transconductance and linearity. It was demonstrated that the gate capacitance of the tri-gate structure was not simply a linear superposition of the top planar gate capacitance and sidewall gate capacitance of the dual-gate structure, which could be attributed to the difference in the depletion region shape for the tri-gate and dual-gate structures.

Author Contributions: Conceptualization, M.Z. and H.L.; methodology, Y.C.; software, S.G.; validation, M.Z., H.L. and Y.C.; formal analysis, M.W.; investigation, Q.Z.; resources, B.H.; data curation, H.L.; writing—original draft preparation, M.Z.; writing—review and editing, H.L.; visualization, M.M.; supervision, L.Y.; project administration, X.M.; funding acquisition, Y.H. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported in part by the National Natural Science Foundation of China under grants 62234009, 62090014, 62188102, 62104179, 62104178 and 62104184; in part by the China National Postdoctoral Program for Innovative Talents under grant BX20200262; in part by the China Postdoctoral Science Foundation under grants 2021M692499, 2023M732730 and 2022T150505; and in part by the Fundamental Research Funds for the Central Universities of China under grant XJSJ23056.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Mishra, U.K.; Likun, S.; Kazior, T.E.; Wu, Y.-F. GaN-Based RF Power Devices and Amplifiers. *Proc. IEEE* **2008**, *96*, 287–305. [[CrossRef](#)]
2. Shinohara, K.; Regan, D.C.; Tang, Y.; Corrion, A.L.; Brown, D.F.; Wong, J.C.; Robinson, J.F.; Fung, H.H.; Schmitz, A.; Oh, T.C.; et al. Scaling of GaN HEMTs and Schottky Diodes for Submillimeter-Wave MMIC Applications. *IEEE Trans. Electron Devices* **2013**, *60*, 2982–2996. [[CrossRef](#)]
3. Wu, M.; Zhang, M.; Yang, L.; Hou, B.; Yu, Q.; Li, S.; Shi, C.; Zhao, W.; Lu, H.; Chen, W.; et al. First Demonstration of State-of-the-art GaN HEMTs for Power and RF Applications on A Unified Platform with Free-standing GaN Substrate and Fe/C Co-doped Buffer. In Proceedings of the 2022 International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 3–7 December 2022; pp. 11.3.1–11.3.4. [[CrossRef](#)]
4. Hao, Y.; Yang, L.; Ma, X.; Ma, J.; Cao, M.; Pan, C.; Wang, C.; Zhang, J. High-Performance Microwave Gate-Recessed Al-GaN/AlN/GaN MOS-HEMT with 73% Power-Added Efficiency. *IEEE Electron Device Lett.* **2011**, *32*, 626–628. [[CrossRef](#)]
5. Schuh, P.; Sledzik, H.; Reber, R.; Fleckenstein, A.; Leberer, R.; Oppermann, M.; Quay, R.; van Raay, F.; Seelmann-Eggebert, M.; Kiefer, R.; et al. GaN MMIC based T/R-Module Front-End for X-Band Applications. In Proceedings of the EMICC, Amsterdam, The Netherlands, 27–28 October 2008; pp. 274–277. [[CrossRef](#)]
6. Lu, H.; Hou, B.; Yang, L.; Zhang, M.; Deng, L.; Wu, M.; Si, Z.; Huang, S.; Ma, X.; Hao, Y. High RF Performance GaN-on-Si HEMTs with Passivation Implanted Termination. *IEEE Electron. Device Lett.* **2021**, *43*, 188–191. [[CrossRef](#)]
7. Palacios, T.; Rajan, S.; Chakraborty, A.; Heikman, S.; Keller, S.; DenBaars, S.; Mishra, U. Influence of the dynamic access resistance in the gm and fT linearity of AlGaIn/GaN HEMTs. *IEEE Trans. Electron. Devices* **2005**, *52*, 2117–2123. [[CrossRef](#)]
8. Joglekar, S.; Radhakrishna, U.; Piedra, D.; Antoniadis, D.; Palacios, T. Large signal linearity enhancement of AlGaIn/GaN high electron mobility transistors by device-level Vt engineering for transconductance compensation. In Proceedings of the IEDM, San Francisco, CA, USA, 2–6 December 2017; pp. 25.3.1–25.3.4. [[CrossRef](#)]
9. Sohel, S.H.; Rahman, M.W.; Xie, A.; Beam, E.; Cui, Y.; Kruzich, M.; Xue, H.; Razzak, T.; Bajaj, S.; Cao, Y.; et al. Linearity Improvement with AlGaIn Polarization-Graded Field Effect Transistors with Low Pressure Chemical Vapor Deposition Grown SiN_x Passivation. *IEEE Electron. Device Lett.* **2019**, *41*, 19–22. [[CrossRef](#)]
10. Yu, Q.; Shi, C.; Yang, L.; Lu, H.; Zhang, M.; Wu, M.; Hou, B.; Jia, F.; Guo, F.; Ma, X.; et al. High Current and Linearity AlGaIn/GaN/-Graded-AlGaIn:Si-doped/GaN Heterostructure for Low Voltage Power Amplifier Application. *IEEE Electron. Device Lett.* **2023**, *44*, 582–585. [[CrossRef](#)]
11. Lu, H.; Hou, B.; Yang, L.; Niu, X.; Si, Z.; Zhang, M.; Wu, M.; Mi, M.; Zhu, Q.; Cheng, K.; et al. AlN/GaN/InGaIn Coupling-Channel HEMTs for Improved gm and Gain Linearity. *IEEE Trans. Electron. Devices* **2021**, *68*, 3308–3313. [[CrossRef](#)]
12. Shrestha, P.; Guidry, M.; Romanczyk, B.; Hatui, N.; Wurm, C.; Krishna, A.; Pasayat, S.S.; Karnaty, R.R.; Keller, S.; Buckwalter, J.F.; et al. High Linearity and High Gain Performance of N-Polar GaN MIS-HEMT at 30 GHz. *IEEE Electron. Device Lett.* **2020**, *41*, 681–684. [[CrossRef](#)]
13. Zhang, M.; Ma, X.-H.; Yang, L.; Mi, M.; Hou, B.; He, Y.; Wu, S.; Lu, Y.; Zhang, H.-S.; Zhu, Q.; et al. Influence of Fin Configuration on the Characteristics of AlGaIn/GaN Fin-HEMTs. *IEEE Trans. Electron. Devices* **2018**, *65*, 1745–1752. [[CrossRef](#)]
14. Arulkumaran, S.; Ng, G.I.; Kumar, C.M.M.; Ranjan, K.; Teo, K.L.; Shoron, O.F.; Rajan, S.; Bin Dolmanan, S.; Tripathy, S. Electron velocity of 6×10^7 cm/s at 300 K in stress engineered InAlN/GaN nano-channel high-electron-mobility transistors. *Appl. Phys. Lett.* **2015**, *106*, 053502. [[CrossRef](#)]
15. Wu, M.; Ma, X.H.; Yang, L.; Zhang, M.; Zhu, Q.; Zhang, X.C.; Hao, Y. Investigation of the nanochannel geometry modulation on self-heating in AlGaIn/GaN Fin-HEMTs on Si. *Appl. Phys. Lett.* **2019**, *115*, 083505. [[CrossRef](#)]
16. Dai, Q.; Son, D.-H.; Yoon, Y.-J.; Kim, J.-G.; Jin, X.; Kang, I.-M.; Kim, D.-H.; Xu, Y.; Cristoloveanu, S.; Lee, J.-H. Deep Sub-60 mV/decade Subthreshold Swing in AlGaIn/GaN FinMISHFETs with M-Plane Sidewall Channel. *IEEE Trans. Electron. Devices* **2019**, *66*, 1699–1703. [[CrossRef](#)]
17. Ma, J.; Erine, C.; Xiang, P.; Cheng, K.; Matioli, E. Multi-channel tri-gate normally-on/off AlGaIn/GaN MOSHEMTs on Si substrate with high breakdown voltage and low ON-resistance. *Appl. Phys. Lett.* **2018**, *113*, 242102. [[CrossRef](#)]
18. He, Y.; Zhai, S.; Mi, M.; Zhou, X.; Zheng, X.; Zhang, M.; Yang, L.; Wang, C.; Ma, X.; Hao, Y. A physics-based threshold voltage model of AlGaIn/GaN nanowire channel high electron mobility transistor. *Phys. Status Solidi* **2016**, *214*, 1600504. [[CrossRef](#)]
19. Choi, W.; Balasubramanian, V.; Asbeck, P.M.; Dayeh, S.A. Linearity by Synthesis: An Intrinsically Linear AlGaIn/GaN-on-Si Transistor with OIP3/(F-1)PDC of 10.1 at 30 GHz. In Proceedings of the 2020 Device Research Conference (DRC), Columbus, OH, USA, 21–24 June 2020; pp. 1–2. [[CrossRef](#)]
20. Mi, M.; Wu, S.; Zhang, M.; Yang, L.; Hou, B.; Zhao, Z.; Guo, L.; Zheng, X.; Ma, X.-H.; Hao, Y. Improving the transconductance flatness of InAlN/GaN HEMT by modulating V_T along the gate width. *Appl. Phys. Express* **2019**, *12*, 114001. [[CrossRef](#)]
21. Zhang, K.; Kong, Y.; Zhu, G.; Zhou, J.; Yu, X.; Kong, C.; Li, Z.; Chen, T. High-Linearity AlGaIn/GaN FinFETs for Microwave Power Applications. *IEEE Electron. Device Lett.* **2017**, *38*, 615–618. [[CrossRef](#)]
22. Zheng, Z.; Song, W.; Lei, J.; Qian, Q.; Wei, J.; Hua, M.; Yang, S.; Zhang, L.; Chen, K.J. GaN HEMT with Convergent Channel for Low Intrinsic Knee Voltage. *IEEE Electron. Device Lett.* **2020**, *41*, 1304–1307. [[CrossRef](#)]
23. Shinohara, K.; King, C.; Carter, A.D.; Regan, E.J.; Arias, A.; Bergman, J.; Urteaga, M.; Brar, B. GaN-Based Field-Effect Transistors with Laterally Gated Two-Dimensional Electron Gas. *IEEE Electron. Device Lett.* **2018**, *39*, 417–420. [[CrossRef](#)]

24. Odabasi, O.; Yilmaz, D.; Aras, E.; Asan, K.E.; Zafar, S.; Akoglu, B.C.; Butun, B.; Ozbay, E. AlGa_N/Ga_N-Based Laterally Gated High-Electron-Mobility Transistors with Optimized Linearity. *IEEE Trans. Electron. Devices* **2021**, *68*, 1016–1023. [[CrossRef](#)]
25. Shinohara, K.; King, C.; Regan, E.J.; Bergman, J.; Carter, A.D.; Arias, A.; Urteaga, M.; Brar, B.; Page, R.; Chaudhuri, R.; et al. Ga_N-Based Multi-Channel Transistors with Lateral Gate for Linear and Efficient Millimeter-Wave Power Amplifiers. In Proceedings of the 2019 IEEE MTT-S International Microwave Symposium (IMS), Boston, MA, USA, 2–7 June 2019; pp. 1133–1135. [[CrossRef](#)]
26. Shinohara, K.; King, C.; Regan, D.; Regan, E.; Carter, A.; Arias, A.; Bergman, J.; Urteaga, M.; Brar, B.; Cao, Y.; et al. Multi-channel Schottky-gate BRIDGE HEMT Technology for Millimeter-Wave Power Amplifier Applications. In Proceedings of the 2022 IEEE/MTT-S International Microwave Symposium-IMS 2022, Denver, CO, USA, 19–24 June 2022; pp. 298–301. [[CrossRef](#)]
27. Nagamatsu, K.A.; Afroz, S.; Gupta, S.; Wanis, S.; Hartman, J.; Stewart, E.J.; Shea, P.; Renaldo, K.; Howell, R.S.; Novak, B.; et al. Second Generation SLCFET Amplifier: Improved FT/FMAX and Noise Performance. In Proceedings of the 2019 IEEE BiCMOS and Compound semiconductor Integrated Circuits and Technology Symposium (BCICTS), Nashville, TN, USA, 3–6 November 2019; pp. 1–4. [[CrossRef](#)]
28. Azize, M.; Palacios, T. Top-down fabrication of AlGa_N/Ga_N nanoribbons. *Appl. Phys. Lett.* **2011**, *98*, 042103. [[CrossRef](#)]
29. Zhang, M.; Ma, X.; Mi, M.; Yang, L.; Wu, S.; Hou, B.; Zhu, Q.; Zhang, H.; Wu, M.; Hao, Y. Influence of fin width and gate structure on the performance of AlGa_N/Ga_N fin-shaped HEMTs. *Int. J. Numer. Model. Electron. Netw. Devices Fields* **2019**, *33*, e2641. [[CrossRef](#)]
30. For ATLAS Users' Manual-Device Simulation Software, Silvaco. Available online: http://www.silvaco.com/products/tcad/device_simulation/atlas/atlas.html (accessed on 10 June 2018).
31. Rinke, P.; Winkelkemper, M.; Qteish, A.; Bimberg, D.; Neugebauer, J.; Scheffler, M. Consistent set of band parameters for the group-III nitrides AlN, GaN, and InN. *Phys. Rev. B* **2008**, *77*, 075202. [[CrossRef](#)]
32. Ambacher, O.; Foutz, B.; Smart, J.; Shealy, J.R.; Weimann, N.G.; Chu, K.; Murphy, M.; Sierakowski, A.J.; Schaff, W.J.; Eastman, L.F.; et al. Two dimensional electron gases induced by spontaneous and piezoelectric polarization in undoped and doped AlGa_N/Ga_N heterostructures. *J. Appl. Phys.* **2000**, *87*, 334–344. [[CrossRef](#)]
33. Zhang, B.J.; Egawa, T.; Zhao, G.Y.; Ishikawa, H.; Umeno, M.; Jimbo, T. Schottky diodes of Ni/Au on n-GaN grown on sapphire and SiC substrates. *Appl. Phys. Lett.* **2001**, *79*, 2567–2569. [[CrossRef](#)]
34. Bisi, D.; Meneghini, M.; de Santi, C.; Chini, A.; Dammann, M.; Bruckner, P.; Mikulla, M.; Meneghesso, G.; Zanoni, E.; Bisi, D.; et al. Deep-Level Characterization in Ga_N HEMTs-Part I: Advantages and Limitations of Drain Current Transient Measurements. *IEEE Trans. Electron. Devices* **2013**, *60*, 3166–31753. [[CrossRef](#)]
35. Ibbetson, J.P.; Fini, P.T.; Ness, K.D.; DenBaars, S.P.; Speck, J.S.; Mishra, U.K. Polarization effects, surface states, and the source of electrons in AlGa_N/Ga_N heterostructure field effect transistors. *Appl. Phys. Lett.* **2000**, *77*, 250–252. [[CrossRef](#)]
36. Joshi, V.; Tiwari, S.P.; Shrivastava, M. Part I: Physical Insight into Carbon-Doping-Induced Delayed Avalanche Action in Ga_N Buffer in AlGa_N/Ga_N HEMTs. *IEEE Trans. Electron. Devices* **2019**, *66*, 561–569. [[CrossRef](#)]
37. Maas, S.A. *Nonlinear Microwave and RF Circuits*; Artech House: Norwood, MA, USA, 1997.

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.