

Article **Characteristics of a 1200 V Hybrid Power Switch Comprising a Si IGBT and a SiC MOSFET †**

Alireza Sheikhan * and E. M. Sankara Narayanan

Department of Electronic and Electrical Engineering, The University of Sheffield, Sheffield S1 3JD, UK; s.madathil@sheffield.ac.uk

***** Correspondence: asheikhan1@sheffield.ac.uk

† This paper is an extended version of our paper published in Sheikhan, A.; Narayanan, E.M.S. Evaluation of Characteristics and Turn-off dV/dt Controllability of 1.2 kV SiC Si Hybrid Power Switch. In Proceedings of the ISPS, Prague, Czech Republic, 30 August–1 September 2023.

Abstract: Hybrid Power Switches (HPS) combine the advantages of SiC unipolar and Si bipolar devices and therefore can bridge the gap between these technologies. In this paper, the performance of a hybrid power switch configuration based on the latest SiC MOSFET and Si IGBT technologies is presented. The device is evaluated through experimental measurements of its characteristics under various conditions. The results show the HPS can achieve switching losses as low as a SiC MOSFET while offering the high current capability of the IGBT without significant increase in costs.

Keywords: silicon carbide (SiC); silicon (Si); Hybrid Power Switch; IGBT; MOSFET

1. Introduction

Silicon insulated gate bipolar transistors (IGBTs) have conquered medium power applications including motor drives and electric vehicles thanks to their excellent performance over cost ratio. IGBTs benefit from strong conductivity modulation to achieve on-state resistance below the one-dimensional (1D) material limit of silicon. However, IGBTs have long switching transients during turn-off as the excess carriers generated due to the conductivity modulation need to be removed, which contributes to increased switching power losses. Furthermore, Si IGBTs suffer from an inherent P–N junction voltage drop of ~0.7 V at room temperature, which hinders low current performance. Reverse current flow is also not supported in conventional field stop IGBTs which necessitates additional anti-parallel diodes. Meanwhile, FETs utilizing wide bandgap materials such as SiC have gained significant traction in recent years due to their superior material characteristics. $4H$ -SiC offers a wide bandgap of 3.23 eV and high critical electric field of 2.5 MV·cm⁻¹. Therefore, for a given voltage rating, devices with thinner, more highly doped drift regions can be designed to result in a significant reduction in on-state resistance. Unlike their bipolar counterparts, FETs are unipolar devices where only one type of charge carrier contributes to current flow. Therefore, there is no excess carrier that needs to be removed or injected. For this reason, very high switching speed can be achieved with switching losses significantly lower than Si IGBTs [\[1\]](#page-10-0). The I–V performance, due to the absence of an inherent P–N junction voltage drop, is particularly preferred over Si-based IGBTs. FETs also support current flow in reverse direction, via the body diode, which eliminates the need for additional anti-parallel diodes. However, environmental and economical costs associated with crystal growth, fabrication, and processing of SiC have significantly hindered large scale adaptation of the technology.

In many applications, such as electric vehicles (EVs), the source of power is often constrained by weight, size, and energy density. Thus, maintaining high efficiency over a wide range of load conditions is critical for effective system performance. Currently, most EVs incorporate Si IGBT modules alongside SiC MOSFET modules in their powertrain to

Citation: Sheikhan, A.; Narayanan, E.M.S. Characteristics of a 1200 V Hybrid Power Switch Comprising a Si IGBT and a SiC MOSFET. *Micromachines* **2024**, *15*, 1337. <https://doi.org/10.3390/mi15111337>

Academic Editors: Haiding Sun and Peisheng Liu

Received: 24 September 2024 Revised: 18 October 2024 Accepted: 29 October 2024 Published: 31 October 2024

Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/) $4.0/$).

maximize performance and efficiency across various load conditions. From a performance over cost perspective, hybrid power switches can be promising for reasons of costs and design as well as reliability and redundancy. HPS considered herein are formed by a parallel configuration of bipolar and unipolar devices (typically an IGBT and a MOSFET). HPS combine the fast switching and low on-state resistance of MOSFETs with high current capability of IGBTs to handle loads with minimal power loss. One of the early demonstrations of HPS was presented in 1983 [2]. To this date, several studies have reported various configurations of HPS, both as discrete and recently in module format $[3-14]$. The gate driver is particularly important for HPS optimum operation due to different switching characteristics between its constituent components. IGBTs generally have a longer delay time than MOSFETs. Several techniques have been reported which rely on imposing a delay (deadtime) in such a way that the switching transitions are controlled by the integral MOSFET. However, the selection of gate drive strategy has not been fully explored.

In this paper, a hybrid device configuration based on the latest Si IGBT and SiC MOSFET technologies is reported and analyzed. The characteristics, switching behavior, and short-circuit capability are experimentally demonstrated. Additionally, the impact of gate drive on switching performance is evaluated in relation to power losses. gate drive on switching performance is evaluated in relation to power losses.

2. Principle of Operation 2. Principle of Operation 2. Principle of Operation

The proposed HPS consists of a Si IGBT (IGBT7—IKW50N120CS7—Infineon [\[15\]](#page-11-2)) and a SiC MOSFET (CoolSiC—IMW120R030M1H—Infineon [\[16\]](#page-11-3)) in parallel arrangement. Both devices are rated for 1200 V and 50 A and housed in TO-247 packages. A soft recovery Si diode is also integrated in the same package as the IGBT. The active area ratio of the IGBT to the MOSFET equals to about 3:1. The proposed HPS consists of a SHGDT $(1GDT/—INVY50N120C5/—Inunleon [15])$ and

As depicted in Figure [1,](#page-1-0) the HPS can be configured as a three-terminal device where As depicted in Figure 1, the FH 5 can be comiglied as a time-terminal device where
gates are connected (single gate) or a four-terminal device where gates are separated (dual gate) and each can be controlled independently. Typical gate control strategies are presented
in Figure 2. in [Fig](#page-1-1)ure 2. gates are connected fortige gate) or a four terminal device where gates are separated fund

Figure 1. HPS dual gate configuration (left) and single gate configuration (right).

Figure 2. Typical gate control strategies for single gate (**left**) and dual gate (**right**) configurations.

The single gate configuration does not require additional gate drive components and is aimed for pin-for-pin compatibility with IGBTs. The single gate HPS offers superior performance compared with equivalent IGBT solutions [\[3\]](#page-11-0). However, the switching per-performance compared with equivalent IGBT solutions [3]. However, the switching performance is not fully optimized. The dual gate configuration enables further optimization formance is not fully optimized. The dual gate configuration enables further optimization by implementing a delay between gate signals for each component in such a way that the by implementing a delay between gate signals for each component in such a way that the MOSFET handles the entire load current in switching transitions. The delay is necessary MOSFET handles the entire load current in switching transitions. The delay is necessary particularly during turn-off switching to guarantee that the MOSFET turns-off after the particularly during turn-off switching to guarantee that the MOSFET turns-off after the IGBT. This is because IGBTs generally have longer switching times that can overlap with IGBT. This is because IGBTs generally have longer switching times that can overlap with that of the MOSFET, leading to slower switching. During the delay period, the current is that of the MOSFET, leading to slower switching. During the delay period, the current is diverted through the MOSFET. In this method, the IGBT does not contribute to switching diverted through the MOSFET. In this method, the IGBT does not contribute to switching losses as it undergoes a zero-voltage switching. The turn-on delay, however, is not always losses as it undergoes a zero-voltage switching. The turn-on delay, however, is not always necessary as the MOSFET naturally turns-on first due to its shorter delay time. necessary as the MOSFET naturally turns-on first due to its shorter delay time.

In terms of cost, implementation of HPS contributes to a lower overall outlay. This is In terms of cost, implementation of HPS contributes to a lower overall outlay. This is because in target applications, multiple gate drivers are already utilized to drive IGBTs or because in target applications, multiple gate drivers are already utilized to drive IGBTs or SiC MOSFETs modules. Therefore, the gate drivers can be repurposed for the HPS with SiC MOSFETs modules. Therefore, the gate drivers can be repurposed for the HPS with minimal alteration. The intelligent control can also be achieved through the use of existing minimal alteration. The intelligent control can also be achieved through the use of existing microprocessor units, which are already used to derive the power stage. Meanwhile, the microprocessor units, which are already used to derive the power stage. Meanwhile, the HPS reduces the burden on thermal management by offering superior efficiency. HPS reduces the burden on thermal management by offering superior efficiency.

3. Experimental Methodology 3. Experimental Methodology

The device characteristics were assessed by a number of tests. First the static characteristics were measured using a curve tracer to determine the I–V performance and device teristics were measured using a curve tracer to determine the I–V performance and device capacitances. Then, to evaluate the switching characteristics of the HPS, a double pulse capacitances. Then, to evaluate the switching characteristics of the HPS, a double pulse clamped inductive test bench was set up as depicted in Figure [3.](#page-2-0) clamped inductive test bench was set up as depicted in Figure 3.

Figure 3. Experimental setup and typical switching waveforms. **Figure 3.** Experimental setup and typical switching waveforms.

Two independent gate drivers are used to drive the HPS dual gate configuration. gate drivers supply a gate bias of 18 V for turn-on. The turn-off gate bias is set to 0 V and Both gate drivers supply a gate bias of 18 V for turn-on. The turn-off gate bias is set to 0 V −5 V for the constituent MOSFET and IGBT, respectively. In the single gate configuration, and −5 V for the constituent MOSFET and IGBT, respectively. In the single gate configu-the applied gate voltages are 18 V and −5 V for turn-on and turn-off respectively. A ration, the applied gate voltages are 18 V and −5 V for turn-on and turn-off respectively. 240 µH inductor is used as the load along with a 1200 V freewheeling SiC Schottky $A_{\rm 2}$ μ is used as the local as the load active μ with a 1200 V freewheeling SiC Schottky and μ is used as the local along with μ diode (D_{FWD}) in parallel arrangement. In the dual gate HPS, the gate resistance of the IGBT (D_{FWD}) is fixed at 47.0 and 45.0 for them are and term of magnetizable. For the gauge RG1) is fixed at 47 Ω and 15 Ω for turn-on and turn-on respectively. For the purpose of comparison, two paralleled MOSFETs (2×MOSFETs) and two paralleled IGBTs comparison, two paralleled MOSFETs (2×MOSFETs) and two paralleled IGBTs (2× IGBTs) (2× IGBTs) were also tested under the same conditions as the HPS constituents. In case of the 2×MOSFETs a 10 Ω current sharing gate resistor was used to prevent gate oscillations. Based on the measurements, the switching time, slew rate, and dissipated energy were calculated. The switching time is defined as the change in switching voltage from 10% to Two independent gate drivers are used to drive the HPS dual gate configuration. Both IGBT (R_{G1}) is fixed at 47 Ω and 15 Ω for turn-on and turn-off respectively. For the pur-90%. The measurements were carried out at 25 $°C$ unless stated otherwise. Finally, the short-circuit capability of the HPS was evaluated at elevated temperature for 3 µs. The gate voltage was set to 15 V based on the manufacturer recommendation.

4. Experimental Results and Discussion 4. Experimental Results and Discussion

4.1. Static Characteristics 4.1. Static Characteristics

4.1.1. Current Voltage Characteristics 4.1.1. Current Voltage Characteristics

The on-state characteristics of the HPS and its constituents are shown in Figure [4.](#page-3-0) The on-state characteristics of the HPS and its constituents are shown in Figure 4.

gate voltage was set to 15 V based on the manufacturer recommendation.

Figure 4. Measured (a) Output I-V characteristics at RT and (b) the corresponding on-state voltage drop of the HPS and its constituent components. The pulse width is 250 μ s and V_{GS} is 18 V.

The HPS benefits from a unique dual mode (bi-mode) operation, which means that it can operate either in unipolar or bipolar mode selectively. The boundary condition tween unipolar and bipolar modes is governed by the on-state resistance of the MOSFET between unipolar and bipolar modes is governed by the on-state resistance of the MOSFET and the bipolar on-set voltage of the IGBT, which are both temperature dependent. In this HPS configuration, the boundary condition is 25 A at RT. Below this boundary, the device operates purely in unipolar mode. Beyond this point, the voltage drop across the device is high enough to overcome the bipolar on-set voltage of the IGBT $(\sim 0.7 \text{ V})$ and the device operates in bipolar mode. Consequently, the on-state resistance is reduced due to conductivity modulation, resulting in a lower voltage drop, seen as a steeper line in the I–V curves. In bipolar regime, the excess current is shared between the individual devices cording to their on-state resistance values. The on-state voltage was extracted for each according to their on-state resistance values. The on-state voltage was extracted for each device from the measured I–V curves at different junction temperatures and currents, as device from the measured I–V curves at different junction temperatures and currents, as shown in Figure 4b. The HPS maintains a mild positive coefficient of temperature of the shown in Figure [4b](#page-3-0). The HPS maintains a mild positive coefficient of temperature of the on-state voltage under various load current conditions. The bipolar on-set voltage decreases with the rise of temperature, which helps to compensate for the increase in resistance. This feature enables the HPS to maintain a low conduction loss profile over a wide range of load currents and ambient temperatures.

One of the benefits of HPS is that reverse current flow is possible without the need of additional diodes. There are a number of paths for the current flow, which are presented in the reverse I–V characteristics of the HPS and its integral components, as shown in Figure [5.](#page-4-0)

 $\begin{bmatrix} 11 & 1 \end{bmatrix}$ The reverse current flow is permissible through the body diode or the channel of the MOSFET if a positive gate voltage larger than gate threshold is present. However, an additional anti-parallel diode may be necessary to meet higher current rating requirements. In this case, a Si soft recovery diode is employed. The diode activates at a high load current of above ~25 A, which takes additional load off the MOSFET channel. The SiC body diode does not contribute to any current flow under normal operating conditions due to its very high bipolar on-stet voltage.

Figure 5. Measured reverse I–V characteristics of the HPS and its constituents at 25 °C [3]. **Figure 5.** Measured reverse I–V characteristics of the HPS and its constituents at 25 °C [\[3\]](#page-11-0).

4.1.2. Capacitance Voltage Characteristics 4.1.2. Capacitance Voltage Characteristics

The parasitic small signal capacitances of the HPS are presented in Figure 6.

Figure 6. Measured capacitance as a function of drain voltage at 100 kHz. V_{GS} = 0 V.

because of different switching sequences depending on the gate configuration, the effective capacitance of the HPS can be lower. In dual gate configuration, during the turn-off, the capacitances of the IGBT are charged in advance of the MOSFET. The output capacitance of the IGBT acts merely as a small parallel capacitance to the MOSFET during the switching transient. Therefore, the effective capacitances of the HPS at the instance of switching is almost identical to its constituent MOSFET, which ultimately determines the switching The capacitance of the HPS equals to the sum of its constituent components. However, characteristic of the device. The same is true for the turn-on switching in reverse order.

4.2. Influence of Delay Time on Switching Characteristics

As mentioned previously, the dual gate configuration of the HPS provides additional flexibility and control over the switching transitions. For optimal switching performance, a delay is necessary to ensure the MOSFET regulates the switching transitions. Figure [7](#page-5-0) shows the influence of delay time on current sharing between the HPS constituents.

shows the influence of delay time on current sharing between the HPS constituents.

Figure 7. Measured (a) turn-on and (b) turn-off switching waveforms as a function of delay times.

It can be observed that at 0 s delay, the IGBT turns-off after the MOSFET, which leads to higher switching losses and bipolar transition. When an appropriate delay is added, the IGBT can be turned off prior to the MOSFET, under a zero-voltage switching condition which effectively suppresses the associated IGBT switching losses. A secondary hump in the IGBT current waveforms can be seen after the turn-off transition (Figure 7b[\), a](#page-5-0)ttributed to the charging process of the IGBT parasitic output capacitance. to the charging process of the IGBT parasitic output capacitance. to the charging process of the IGBT parasitic output capacitance.

The corresponding turn-on and turn-off switching energy as a function of delay time is shown in Figure 8. is shown in Figure 8. is shown in Figure [8.](#page-5-1)

Figure 8. Influence of delay on (a) turn-on and (b) turn-off energy losses at different gate resistances.

At low gate resistances (R_G < 33 Ω), the turn-off losses decrease with longer delays. However, at higher gate resistances, the energy loss gets larger due to the fact the MOSFET is switching at lower dV/dt values. Contrary to the turn-off, the inherently longer delay of the IGBT eliminates the need for additional delay period for the turn-on. As the IGBT turns on, the MOSFET current starts to decrease and the excess current is diverted to the IGBT. Note that the current diversion is not instantaneous as the IGBT gate capacitances need to be fully charged. Because of the inherently longer delay of the IGBT, additional delay does not affect the turn-on energy loss, as can be seen in Figure [8a](#page-5-1). However, the delay should be kept small to minimize the additional load on the MOSFET. In addition, the operating frequency of the HPS is limited by the imposed delay. This means that the HPS cannot switch at higher frequency than its constituents when handling the full load

current. At low load current, however, it is possible to increase the frequency by completely turning-off the IGBT, eliminating the delay.

4.3. Switching Characteristics 4.3. Switching Characteristics

4.3.1. Influence of Gate Resistance on Switching 4.3.1. Influence of Gate Resistance on Switching

In dual gate configuration, the switching can be optimized by imposing a delay. In In dual gate configuration, the switching can be optimized by imposing a delay. In this case, a 1 µs delay is added during the turn-off, while the delay for the turn-on is set to 0 s. The switching waveforms of the dual gate HPS at different gate resistances (R_{G2}) are presented in Figure [9.](#page-6-0) presented in Figure 9.

Figure 9. Measured (a) turn-on and (b) turn-off switching waveforms of the dual gate HPS at different gate resistances [\[3\]](#page-11-0).

Since the IGBT is switched off prior to the MOSFET, all the minority carriers are removed. Thus, no tail current can be observed during the turn-off. The surge voltage decreases with the gate resistance, as expected, due to slower dV/dt . It is important to point out that in standalone IGBTs, the surge voltage increases with the increase of gate resistance (under high dV/dt turn-off conditions) which indicates occurrence of dynamic avalanche (DA) as described in [\[3,](#page-11-0)[17,](#page-11-4)[18\]](#page-11-5). However, in HPS, dynamic avalanche is inherently suppressed because there is no high voltage built up across the IGBT (and $dV/dt = 0$) during its turn-off, and all its current is diverted to the MOSFET.

4.3.2. dV/dt Controllability and Switching Losses 4.3.2. dV/dt Controllability and Switching Losses

The turn-on and turn-off dV/dt and switching time were extracted from the measured switching data, as shown in Figure [10.](#page-7-0)

Depending on the application, the slew rate may need to be adjusted to meet the design requirement. For example, in motor control applications, high dV/dt can increase the stress on winding and insulations, which limits their useful lifespan [\[19](#page-11-6)[–21\]](#page-11-7). Such systems conventionally utilize bulky filters to control and limit dV/dt and electromagnetic interference (EMI) based on the system requirements [\[22\]](#page-11-8). The HPS can operate over a wide range of dV/dt values depending on the gate resistance, thus meeting various motor drive application requirements. This also helps to manage EMI related issues. The corresponding dissipated switching energy is presented in Figure [11.](#page-7-1)

Figure 10. Measured (a) turn-on dV/dt and fall time and (b) turn-off dV/dt and rise time as a tion of different gate resistances. function of different gate resistances. s and s is predicted s is presented in Figure 11. The sense is presented in Figure 11. s

Figure 11. Measured (a) turn-on and (b) turn-off switching energy losses as a function of different gate resistances. gate resistances.

equivalent 2× MOSFETs. Another observation is that in IGBTs, the turn-off losses do not $\frac{1}{\sqrt{1}}$ allowing its constituent ICBT to operate at higher $\frac{dV}{dt}$ gate resistances. It can be observed that the switching losses of the HPS with dual gate control are virtually identical to its constituent MOSFET. This confirms that the switching transition is in unipolar mode and handled through the constituent MOSFET. On the other hand, the single gate configuration shows higher losses, though its magnitude is still significantly lower than that of $2 \times$ IGBTs. Additionally, the HPS shows lower switching losses than the equivalent 2× MOSFETs. Another observation is that in IGBTs, the turn-on losses do not decrease at low gate resistances due to DA effect. Such limitation is suppressed in the HPS, allowing its constituent IGBT to operate at higher dV/dt . $\frac{1}{1}$ to operate at higher dv

4.3.3. Influence of Load Current on Switching

Figure [12](#page-8-0) shows the switching waveforms of the HPS at various load currents, from v_{c} is constituent MOSFET. This constituent MOSFET. This constituent MOSFET. This continues that the switching transitions are not changed from the switching section 10 A to 100 A. The gate drive parameters are not changed from the previous section.

Figure 12. Measured (a) turn-on and (b) turn-off switching waveforms of the dual gate HPS at different load currents. $R_{G2} = 22 \Omega$.

The test was repeated at different gate resistances and current levels to determine switching loss characteristics, as shown in Figure 13. switching loss characteristics, as shown in Figure [13.](#page-8-1) switching loss characteristics, as shown in Figure 13.

Figure 13. Measured (a) turn-on and (b) turn-off switching energy of the dual gate HPS at different load currents and 600 V.

Because of the negligible switching losses due to the constituent IGBT, the device can operate at higher currents. The HPS maintains a low switching loss profile even at higher current due to unipolar switching transitions. current due to unipolar switching transitions. current due to unipolar switching transitions.

4.4. Power Loss Contribution 4.4. Power Loss Contribution 4.4. Power Loss Contribution

loss associated with each device at different frequencies, based on the measurement data. Figure 1[4 sh](#page-9-0)ows the contribution of conduction and switching losses to overall power Figure 14 shows the contribution of conduction and switching losses to overall power

For this comparison, a turn-off delay of 1 µs is applied based on the data presented in Figure [8.](#page-5-1) The switching losses are frequency dependent and therefore increase as the frequency rises. The conduction loss corresponds to the on-state voltage drop and does not change with the frequency. The HPS shows the lowest overall loss compared to $2\times$ MOSFETs and $2\times$ IGBTs, indicating its greater performance. At higher frequencies, IGBTs are limited by the switching losses that prevent their use. If a Si PiN diode is used, the turn-on losses will be higher due to noticeably higher reverse recovery losses compared

to those of SiC Schottky diodes. The reverse recovery loss associated with the Si diode is presented separately in Figure [14.](#page-9-0)

Figure 14. Comparison of dissipated power at different frequencies. The duty cycle is assumed to be 0.2 cm the esta prejetimes $P_1 = 22 \Omega$ 0.3 and the gate resistance R_{G2} is 22 Ω.

4.5. Short-Circuit Withstanding Capability

Short-circuit capability is a key measure of device reliability and ruggedness operating under fault conditions. Under short-circuit conditions, a massive current flows through the device that is several times higher than the rated current. While Si IGBTs have traditionally offered short-circuit capability time in the range of 10 μ s, SiC devices have struggled to withstand short-circuit in a comparable manner. The temperature coefficient of saturation current in SiC devices depends on the gate voltage. At low gate voltage, it has been observed that the saturation current increases, while at high gate voltage, the saturation current decreases with temperature. This is because of the channel resistance, which has a negative temperature coefficient, is dominant at low gate voltages whereas the drift voltages [\[23\]](#page-11-9). In case of the HPS, the worst-case scenario occurs when its constituents are subject to fault for the same duration. Figure [15](#page-10-2) shows the HPS switching waveforms and
dissinated anorgy under short singuit region resistance, which has a positive temperature coefficient, is dominant at high gate dissipated energy under short-circuit.

Interest conditions. The short-circuit current is ultimately determined by the corresponding saturation current. It is clear that the short-circuit current of the HPS is equal to the sum of the MOSFET and IGBT currents. The surge voltage at the end is caused by stray inductances present in the power loop. The short-circuit current droop in the MOSFET is associated with self-heating effect as the carrier mobility decreases. While both devices are subjected to high short-circuit currents, due to smaller die area, the SiC device has a smaller heat capacity. Also, the on-state resistance and subsequently the saturation current of SiC are strongly influenced by the temperature. Therefore, it is subject to a higher degree of self-heating. The test was repeated at different supply voltages and temperatures. The dissipated energy during the short-circuit event was measured as shown in Figure [15b](#page-10-2).

It can be observed that the dissipated energy increases linearly with the supply voltage. As the temperature rises, the dissipated energy decreases due to the positive temperature coefficient of saturation current, which results in a lower short-circuit current.

Figure 15. (a) Short-circuit waveforms the HPS and its constituents at 150 °C. (b) Dissipated energy during short-circuit event as a function of different bus voltages and different temperatures. V_{GS} is 15 V. 15 V.

T short-circuit current is ultimately determined by the corresponding saturation satura **5. Conclusions**

In this paper, a detailed analysis of a Si-SiC hybrid power switch has been presented in a comprehensive manner. The device characteristics, short-circuit capability, and switching performance were demonstrated experimentally. The HPS can benefit from the advantages of Si IGBT and SiC MOSFET technologies compared to Si or SiC standalone devices. The HPS can operate in either unipolar mode or bipolar mode depending on load current and temperature. This unique dual-mode operation enables a significant reduction in on-state losses over a wide range of loads. With intelligent control of the gates, the switching losses of the HPS can be lowered to as low as its integral MOSFET as a standalone device. The HPS can be scaled according to application requirements by addition of more IGBTs and MOSFETs to fit a variety of power systems. In conclusion, the HPS can offer an improved cost–performance ratio due to abundant supply of cheap Si devices alongside high performance SiC devices, which is well-suited for power module integration. Further Different control strategies can potentially improve the performance by turning the IGBT completely off under low load conditions. Also, different combinations of HPS based on emerging semiconductor technologies, such as GaN, can be of great interest to reduce losses $\frac{1}{2}$ switching performance were demonstrated experimentally. The HPS can be negative from the HPS can research could evaluate different ratios of Si to SiC and how it affects the performance. even further.

Author Contributions: Conceptualization, A.S. and E.M.S.N.; methodology, A.S. and E.M.S.N.; validation, A.S. and E.M.S.N.; investigation, A.S.; data curation, A.S.; writing—original draft preparation, A.S.; writing—review and editing, A.S. and E.M.S.N.; visualization, A.S. All authors have read and agreed to the published version of the manuscript.

switching losses of the HPS can be lowered to as low as its integral MOSFET as a Funding: This research received no external funding.

Data Availability Statement: The original data is contained within the article. Any further inquiries can be directed to the corresponding author.

Conflicts of Interest: The authors declare no conflicts of interest.

References

- 1. Sheikhan, A.; Narayanan, E.M.S.; Kawai, H.; Yagi, S.; Narui, H. Evaluation of turn-off dV/dt controllability and switching characteristics of 1.2kV GaN polarisation superjunction HFETs. *Jpn. J. Appl. Phys.* 2023, 62, 064502. [CrossRef]
- 2. Chen, D.Y.; Chin, S.A. Bipolar-FET combinational power transistors for power conversion applications. In Proceedings of the Fifth International Telecommunications Energy Conference, Tokyo, Japan, 18–21 October 1983.
- 3. Sheikhan, A.; Narayanan, E.M.S. Evaluation of characteristics and turn-off dV/dt controllability of 1.2 kV SiC Si hybrid power switch. In Proceedings of the 16th International Seminar on Power Semiconductors (ISPS), Prague, Czech Republic, 30 August– 1 September 2023.
- 4. Rahimo, M.; Canales, F.; Minamisawa, R.A.; Papadopoulos, C.; Vemulapati, U.; Mihaila, A.; Kicin, S.; Drofenik, U. Characterization of a silicon IGBT and silicon carbide MOSFET cross-switch hybrid. *IEEE Trans. Power Electron.* **2015**, *30*, 4638–4642. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2015.2402595)
- 5. Deshpande, A.; Paul, R.; Emon, A.I.; Yuan, Z.; Peng, H.; Luo, F. Si-IGBT and SiC-MOSFET hybrid switch-based 1.7 kV half-bridge power module. *Power Electron. Devices Compon.* **2022**, *3*, 100020. [\[CrossRef\]](https://doi.org/10.1016/j.pedc.2022.100020)
- 6. Deshpande, A.; Luo, F. Practical design considerations for a Si IGBT + SiC MOSFET hybrid Switch: Parasitic interconnect influences, cost, and current ratio optimization. *IEEE Trans. Power Electron.* **2019**, *34*, 724–737. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2018.2827989)
- 7. Hoffmann, K.; Karst, J. High frequency power switch—Improved performance by MOSFETs and IGBTs connected in parallel. In Proceedings of the European Conference on Power Electronics and Applications, Dresden, Germany, 11–14 September 2005.
- 8. Luo, P.; Long, H.Y.; Sweet, M.R.; Souza, M.M.D.; Narayanan, E.M.S. Analysis of a clustered IGBT and silicon carbide MOSFET hybrid switch. In Proceedings of the International Symposium on Industrial Electronics (ISIE), Edinburgh, UK, 19–21 June 2017.
- 9. Minamisawa, R.A.; Vemulapati, U.; Mihaila, A.; Papadopoulos, C.; Rahimo, M. Current Sharing Behavior in Si IGBT and SiC MOSFET Cross-Switch Hybrid. *IEEE Electron. Device Lett.* **2016**, *37*, 1178–1180. [\[CrossRef\]](https://doi.org/10.1109/LED.2016.2596302)
- 10. Ortiz, G.; Gammeter, C.; Kolar, J.W.; Apeldoorn, O. Mixed MOSFET-IGBT bridge for high-efficient Medium-Frequency Dual-Active-Bridge converter in Solid State Transformers. In Proceedings of the Workshop on Control and Modeling for Power Electronics (COMPEL), Salt Lake City, UT, USA, 23–26 June 2013.
- 11. Song, X.; Huang, A.Q.; Lee, M.-C.; Peng, C. High voltage Si/SiC hybrid switch: An ideal next step for SiC. In Proceedings of the International Symposium on Power Semiconductor Devices and ICs (ISPSD), Hong Kong, China, 10–14 May 2015.
- 12. Qin, H.; Wang, D.; Zhang, Y.; Fu, D.; Zhao, C. Characteristics and switching patterns of Si/SiC hybrid switch. In Proceedings of the PCIM Asia, Shanghai, China, 27–29 June 2017.
- 13. Li, Z.; Dia, X.; Jiang, X.; Qi, F.; Liu, Y.; Ke, P.; Wang, Y.; Wang, J. A novel gate driver for Si/SiC hybrid switch for multi-objective optimization. *IET Power Electron.* **2021**, *14*, 422–431. [\[CrossRef\]](https://doi.org/10.1049/pel2.12046)
- 14. Wang, J.; Li, Z.; Jiang, X.; Zeng, C.; Shen, Z.J. Gate control optimization of Si/SiC hybrid switch for junction temperature balance and power loss reduction. *IEEE Trans. Power Electron.* **2019**, *34*, 1744–1754. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2018.2829624)
- 15. Datasheet: Infineon IKW50N120CS7. Available online: [https://www.infineon.com/dgdl/Infineon-IKW50N120CS7-DataSheet](https://www.infineon.com/dgdl/Infineon-IKW50N120CS7-DataSheet-v01_00-EN.pdf?fileId=5546d46278d64ffd0178f97d8862059d)[v01_00-EN.pdf?fileId=5546d46278d64ffd0178f97d8862059d](https://www.infineon.com/dgdl/Infineon-IKW50N120CS7-DataSheet-v01_00-EN.pdf?fileId=5546d46278d64ffd0178f97d8862059d) (accessed on 28 October 2024).
- 16. Datasheet: Infineon IMW120R030M1H. Available online: [https://www.infineon.com/dgdl/Infineon-IMW120R030M1H-](https://www.infineon.com/dgdl/Infineon-IMW120R030M1H-DataSheet-v02_01-EN.pdf?fileId=5546d46269e1c019016a92fde38b669a)[DataSheet-v02_01-EN.pdf?fileId=5546d46269e1c019016a92fde38b669a](https://www.infineon.com/dgdl/Infineon-IMW120R030M1H-DataSheet-v02_01-EN.pdf?fileId=5546d46269e1c019016a92fde38b669a) (accessed on 28 October 2024).
- 17. Machida, S.; Ito, K.; Yamashita, Y. Approaching the limit of switching loss reduction in Si-IGBTs. In Proceedings of the Int. Sym. on Power Semiconductor Devices and ICs (ISPSD), Waikoloa, HI, USA, 15–19 June 2014.
- 18. Ogura, T.; Ninomiya, H.; Sugiyama, K.; Inoue, T. Turn-off switching analysis considering dynamic avalanche effect for low turn-off loss high-voltage IGBTs. *IEEE Trans. Electron. Devices* **2004**, *51*, 629–635. [\[CrossRef\]](https://doi.org/10.1109/TED.2004.825109)
- 19. Persson, E. Transient effects in application of PWM inverters to induction motors. *IEEE Trans. Ind. Appl.* **1992**, *28*, 1095–1101. [\[CrossRef\]](https://doi.org/10.1109/28.158834)
- 20. Jouanne, A.V.; Enjeti, P. Design considerations for an inverter output filter to mitigate the effects of long motor leads in ASD applications. *IEEE Trans. Ind. Appl.* **1997**, *33*, 1138–1145. [\[CrossRef\]](https://doi.org/10.1109/28.633789)
- 21. Jouanne, A.V.; Enjeti, P.; Gray, W. Application issues for PWM adjustable speed AC motor drives. *IEEE Ind. Appl. Mag.* **1996**, *2*, 10–18. [\[CrossRef\]](https://doi.org/10.1109/2943.532149)
- 22. Akagi, H. Influence of high dv/dt switching on a motor drive system: A practical solution to EMI issues. In Proceedings of the International Symposium on Power Semiconductor Devices and ICs (ISPSD), Kitakyushu, Japan, 24–27 May 2004.
- 23. Huang, X.; Wang, G.; Li, Y.; Huang, A.Q.; Baliga, B.J. Short-circuit capability of 1200V SiC MOSFET and JFET for fault protection. In Proceedings of the Applied Power Electronics Conference and Exposition (APEC), Long Beach, CA, USA, 17–21 March 2013.

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.