

*Article*



# **A Novel Asymmetric Trench SiC Metal–Oxide–Semiconductor Field-Effect Transistor with a Poly-Si/SiC Heterojunction Diode for Optimizing Reverse Conduction Performance**

**Yiren Yu, Zijun Cheng, Yi Hu † , Ruiyi Lv † and Shengdong Hu \***

† Current address: Chongqing No. 18 Middle School, Chongqing 400021, China.

**Abstract:** In this paper, a novel asymmetric trench SiC MOSFET with a Poly-Si/SiC heterojunction diode (HJD-ATMOS) is designed to improve its reverse conduction characteristics and switching performance. This structure features an integrated heterojunction diode, which improves body diode characteristics without affecting device static characteristics. The heterojunction diode acts as a freewheeling diode during reverse conduction, reducing the cut-in voltage (*V*cut-in) to a lower level than conventional asymmetric trench SiC MOSFET (C-ATMOS), while maintaining a similar breakdown voltage. Meanwhile, the split gate structure reduces gate-to-drain charge (*Q*gd). Through TCAD simulation, the HJD-ATMOS decreases  $V_{\text{cut-in}}$  by 53.04% compared to the C-ATMOS. Both  $Q_{\text{gd}}$  and switching loss are reduced, with a decrease of 31.91% in  $Q_{\text{gd}}$  and 40.29% in switching loss.

**Keywords:** silicon carbide; heterojunction; asymmetric trench MOSFET; low cut-in voltage; switching loss



**Citation:** Yu, Y.; Cheng, Z.; Hu, Y.; Lv, R.; Hu, S. A Novel Asymmetric Trench SiC Metal–Oxide–Semiconductor Field-Effect Transistor with a Poly-Si/SiC Heterojunction Diode for Optimizing Reverse Conduction Performance. *Micromachines* **2024**, *15*, 461. [https://doi.org/10.3390/](https://doi.org/10.3390/mi15040461) [mi15040461](https://doi.org/10.3390/mi15040461)

Academic Editor: Aiqun Liu

Received: 1 March 2024 Revised: 25 March 2024 Accepted: 26 March 2024 Published: 29 March 2024



**Copyright:** © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/)  $4.0/$ ).

## **1. Introduction**

The wide bandgap semiconductor properties of silicon carbide (SiC) make it a promising candidate for the development of future power switching devices [\[1,](#page-10-0)[2\]](#page-10-1). This is primarily due to SiC possessing properties such as a strong breakdown field, high physical and chemical stability, high thermal conductivity, and high electron saturation velocity [\[3–](#page-10-2)[5\]](#page-10-3). SiC devices can operate in harsh environments due to their wide band gap of 3.25 eV and high thermal conductivity of  $5 W/(cm·K)$  [\[6\]](#page-10-4). The SiC MOSFET is the most significant SiC power switching device due to its lack of trail current. This reduces switching loss and radiator volume, improving system power density [\[7\]](#page-10-5).

SiC MOSFETs commonly make use of parasitic body-PN diodes as freewheeling diodes (FWD) in power inverter and converter systems [\[8\]](#page-10-6). However, parasitic body-PN diodes in SiC MOSFETs are not ideal for use as freewheeling diodes [\[9\]](#page-10-7). The reasons for this are as follows: Stacking faults (SFs) in SiC devices may cause reliability issues and increase conduction loss [\[10\]](#page-10-8). Although recent papers concerning the measured degradation of SiC MOSFETs [\[11\]](#page-10-9) show a high level of current threshold (about  $5\times$  the nominal current or more than 1000  $A/cm<sup>2</sup>$ ) for the starting of bipolar degradation, bipolar degradation effects can still occur in SiC MOSFETs under large cyclic pulse current densities. This will limit the application of SiC MOSFET devices in key areas, such as the surge current that flows through a diode during the start-up of a power converter, which can be more than ten times its rated current [\[12\]](#page-10-10). Furthermore, the body diode's  $V_{\text{cut-in}}$  voltage (~2.7 V) is much higher than that of its silicon counterparts due to SiC's wide bandgap [\[13\]](#page-10-11). To overcome the drawbacks of parasitic body-PN diodes, numerous approaches have been devised to deactivate them. One approach is to integrate SiC MOSFETs with Schottky barrier diodes (SBDs) [\[14–](#page-10-12)[17\]](#page-11-0). However, the use of external diodes not only introduces parasitic inductance, limiting switching frequency, but also consumes additional area in the

School of Microelectronics and Communication Engineering, Chongqing University, Chongqing 400030, China **\*** Correspondence: hushengdong@hotmail.com

package [\[18\]](#page-11-1). And Schottky contacts suffer from a significant increase in reverse leakage current at high temperatures.

Furthermore, SiC MOSFETs with low-barrier and heterojunction diodes are available [\[19,](#page-11-2)[20\]](#page-11-3). Heterojunction diodes formed between polysilicon and SiC are attractive. Shenoy and Baliga [\[21\]](#page-11-4) and Yamagami et al. [\[22\]](#page-11-5) presented studies on heterojunction diodes using P-Poly-Si and n-6H-SiC, and Poly-Si and 4H-SiC, respectively. Both studies demonstrated low-forward-voltage Schottky-like characteristics. Ni et al. [\[23\]](#page-11-6) proposed a trench SiC MOSFET integrating polysilicon/SiC HJD, exhibiting excellent freewheeling diode (FWD) performance in both the first and third quadrants. The HJD's unipolar behavior, similar to that of a Schottky diode, effectively suppresses the turn-on of the problematic body diode, mitigating the aging degradation observed in conventional SiC MOSFETs. Additionally, HJDs reduce reverse recovery voltage and losses, enhancing long-term operational reliability. Furthermore, HJD integration eliminates the need for a separate SBD, leading to a smaller chip area, simpler packaging, and reduced overall system cost. This also minimizes parasitic inductance arising from additional components.

A novel asymmetric trench SiC MOSFET with a heterojunction diode at the right of the gate trench is proposed and simulated in this paper. The structure includes a trench gate with split-gate electrodes and a thicker P-Poly-Si layer, resulting in reduced gate charge and improved switching performance. To suppress the depletion layer, an n-type doped current spreading layer (N-CSL) is formed under the entire P-well region [\[24\]](#page-11-7). To maintain the breakdown voltage (BV) of the device structure while maintaining transfer and output characteristics similar to those of C-ATMOS [\[25](#page-11-8)[–27\]](#page-11-9), the depth of the P-well on the right side is not changed. The N-channel (*N*ch) is positioned below the P-Poly-Si and in contact with the CSL. The integrated HJD structure of the proposed device eliminates the requirement for an anti-parallel SiC SBD during reverse conduction. The HJD turns on at a low source–drain voltage (V<sub>sd</sub>), thus eliminating bipolar degradation by inactivating the body diode. The split gate results in a decrease in gate charge, leading to a reduction in switching losses in the HJD-ATMOS without affecting other characteristics.

## **2. Device Structure and Mechanism**

The schematic cross section of HJD-ATMOS and C-ATMOS is shown in Figure [1.](#page-2-0) Similar to C-ATMOS, the device forms an inversion layer channel in the first quadrant to facilitate electron conduction. The N-CSL layer on the N-drift region reduces the onresistance. Deep P-wells are used to reduce the electric field stress in the gate oxide at the trench bottom and corner [\[27\]](#page-11-9). The primary distinction is the body diode structure. The *N*ch region under the P-Poly-Si provides a low-barrier path for electrons. Meanwhile, the HJD-ATMOS has a split gate and HJD structure on the right of the gate oxide layer. The split gate structure uses only a portion of the trench space for the gate electrode, while the other part is thicker P-Poly-Si that forms a portion of the HJD structure. The HJD-TMOS facilitates low-voltage conduction by allowing electrons to cross the lower heterojunction barrier in the third quadrant. The structure of  $N_{ch}$  and N-channel doping concentration  $(N_{\text{nch}})$  will be further discussed based on this optimization in this paper. Device specifications are presented in Table [1.](#page-1-0)

<span id="page-1-0"></span>**Table 1.** Main parameters used in the simulation.



Parameter	<b>HJD-ATMOS</b>	<b>C-ATMOS</b>
$L_{\rm P}$	$0.6 \mu m$	-
$L_{GP}$	$0.1 \mu m$	-
h	$0.3 \mu m$	$\overline{\phantom{0}}$
w	$0.5 \mu m$	-
$N_{\text{nch}}$	$2 \times 1017$ cm <sup>-3</sup>	-
$N_{\text{P-Poly-Si}}$	$1 \times 1020$ cm <sup>-3</sup>	
$N_{\text{CSL}}$	$2.5 \times 10^{16}$ cm <sup>-3</sup>	$2.5 \times 10^{16}$ cm <sup>-3</sup>
Fixed charges (SiC/SiO <sub>2</sub> )	$6 \times 10^{11}$ cm <sup>-2</sup>	$6 \times 10^{11}$ cm <sup>-2</sup> [28]

**Table 1.** *Cont.*

<span id="page-2-0"></span>

**Figure 1.** Schematic cross section of (**a**) HJD-ATMOS and (**b**) C-ATMOS. **Figure 1.** Schematic cross section of (**a**) HJD-ATMOS and (**b**) C-ATMOS.

Sentaurus TCAD simulations are used to analyze the performances of the HJD-ATMOS and Auger recombination, doping-dependent transport, impact ionization, band narrowing, high-field velocity saturation, and mobility degradation [\[29\]](#page-11-11), as well as fixed charges at the  $TiC/SiO<sub>2</sub>$  interface for closer simulation results to experimental data. and the C-ATMOS, considering doping and temperature-dependent Shockley–Read–Hall

The energy band diagram of the P-Poly-Si/N-SiC heterojunction at thermal equilibrium is shown in Figure 2b. The energy band diagram at thermal equilibrium along the A-A' cut-line is shown in Figure 2a. The heterojunction has a conduction energy gap of *T*OX 50 nm 50 nm 0.46 eV and a valence barrier energy gap of 1.78 eV. The electron barrier height *Φ*BN is determined by the Fermi level energy  $E_{\rm f}$  and the conduction band peak energy  $E_{\rm c}$ , which is about 1.39 eV. Figure [2c](#page-3-0) shows the simulated carrier density at the heterojunction interface under forward bias at the rated voltage. Electrons are injected from N-SiC to P-poly, but there are few holes from P-poly to N-SiC due to the high hole barrier. Therefore, the HJD exhibits unipolar action, similar to the SBD [\[30\]](#page-11-12).

*hts unpoint action, similar* to the *SBB* [*50*].<br>We also constructed a 3D band diagram of the device to better observe the working we also constructed a 5D band angular or the device to better observe the worlding<br>state of the device. Figure [3a](#page-3-1) shows the 3-D conduction band energy distribution of the device at *V*<sub>ds</sub> = 10 V and *V*<sub>gs</sub> = 15 V. The band energy of *N*<sub>ch</sub> is higher than that of N-CSL, which prevents electron current from flowing to P-poly and enables the device to work normally like C-ATMOS. Figure [3b](#page-3-1) shows the distribution of the devices when  $V_{ds} = -5$  V and  $V_{gs} = -5$  V. The band energy of  $N_{ch}$  is lower than that of N-CSL, resulting body-PN diodes. in electron current flowing from N-CSL to P-poly and preventing the turn-on of parasitic

<span id="page-3-0"></span>

**A**'

**CSL** 

Figure 2. (a) Schematic cross section of HJD-ATMOS; (b) energy band diagram at thermal equilibrium along the A-A' cut-line; (**c**) carrier density of the HJD when forward biased at rated voltage.

<span id="page-3-1"></span>

Figure 3. Three-dimensional conduction band energy distribution between P-poly, gate, *N*<sub>ch</sub>, N-CSL, and P-well (**a**) when conduction is forward and (**b**) when conduction is reverse. and P-well (**a**) when conduction is forward and (**b**) when conduction is reverse.

to the difference in the band gap between SiC and polysilicon. Since the energy barrier **Figure 3.** Three-dimensional conduction band energy distribution between P-poly, gate, *N*ch, N-CSL, HJD-ATMOS, electron current can move toward the source while hole current cannot move  $10 \text{ A/cm}^2$  and 500 A/cm<sup>2</sup>. Figure 4 sh[ow](#page-4-0)s the distribution of the total current density, hole current density, and Figure 4 shows the distribution of the total current density, hole current density, and electron current density of the device. From the total current density distribution, it can electron current density of the device. From the total current density distribution, it can be seen that the current does not flow from P-Poly-Si to P-well. But a high current density be seen that the current does not flow from P-Poly-Si to P-well. But a high current density is also noted at the gate corner of P-Poly-Si, which should be noted in use. From the hole current density distribution, it can be seen that holes do not enter N-drift. This is due height between the SiC and polysilicon junctions in the valence band is very large, in the toward the drain [\[31\]](#page-11-13). The device can operate normally at electron current densities of

<span id="page-4-0"></span>

Figure 4. (a) Total current density distribution, (b) hole current density distribution, and (c) electron current density distribution at low and high current in the reverse conduction. current density distribution at low and high current in the reverse conduction.

Figure [5 s](#page-5-0)hows the I–V curves of HJD-ATMOS and C-ATMOS in forward and reverse Figure 5 shows the I–V curves of HJD-ATMOS and C-ATMOS in forward and reverse conduction at room temperature. The steeper slope of the I–V curve of HJD-ATMOS in the conduction at room temperature. The steeper slope of the I–V curve of HJD-ATMOS in the first quadrant indicates that its specific on-resistance  $(R_{on,sp})$  is lower than that of C-ATMOS. This is because the presence of  $N_{ch}$  in HJD-ATMOS results in a smaller depletion region of Pwell on N-CSL, leading to a wider current conduction region. According to the calculations, at  $V_{gs} = 15$  V and  $I_{ds} = 200$  A/cm<sup>2</sup>, the  $R_{on,sp}$  values for HJD-ATMOS and C-ATMOS are 1.35 mΩ·cm<sup>2</sup> and 1.46 mΩ·cm<sup>2</sup>, respectively. In the third quadrant, at *I*<sub>ds</sub>= −10 A/cm<sup>2</sup>, HJD-TMOS exhibits a significantly lower *V*<sub>cut-in</sub> of only 1.39 V compared to the PN diode of C-TMOS. As a result, HJD-ATMOS is capable of reducing switching losses. The rated operating current of the device in the third quadrant is generally  $I_{ds} = -200 \text{ A/cm}^2$  [\[8\]](#page-10-6). [8]. This means that the proposed HJD-ATMOS has a clear advantage over C-ATMOS in This means that the proposed HJD-ATMOS has a clear advantage over C-ATMOS in that it can start working at a lower voltage. The hole density distribution diagram in [F](#page-5-0)igure 5 for  $I_{ds}$  = −200 A/cm<sup>2</sup> shows that the integrated HJD effectively suppresses minority carrier injection, reducing bipolar degradation.

In Figure [6,](#page-5-1) the local magnification shows that the HJD-ATMOS is affected by current spikes due to leakage. The figure demonstrates the change in breakdown voltage as a function of *h* and *w* when  $N_{\text{nch}}$  is, respectively, 2  $\times$  10<sup>17</sup> cm<sup>-3</sup> and 2.5  $\times$  10<sup>17</sup> cm<sup>-3</sup>. It can be observed that when  $N_{\text{nch}}$  is  $2.5 \times 10^{17}$  cm<sup>-3</sup>, with *h* at 0.25 µm and *w* at 0.5 µm, the spike in the current is large, indicating the occurrence of leakage. When  $N_{\text{nch}}$  is 2.5 × 10<sup>17</sup> cm−<sup>3</sup> , increasing *h* to 0.30 µm and *w* to 0.4 µm also results in leakage. However, when  $N_{\text{nch}}$  is 2.0 × 10<sup>17</sup> cm<sup>-3</sup> and *h* increases to 0.3 µm, the device does not exhibit leakage, demonstrating that variations in N<sub>nch</sub> have a significant impact on device perfor-mance. As shown in Figure [7,](#page-6-0)  $V_{\text{cut-in}}$  varies significantly with *h*. The minimum point of  $V_{\text{cut-in}}$  is 1.31 V at  $N_{\text{nch}} = 2 \times 10^{17} \text{ cm}^{-3}$ , which is lower compared to its value of 1.71 V

at  $N_{\text{nch}} = 2.5 \times 10^{17} \text{ cm}^{-3}$  and  $h = 0.2 \mu \text{m}$ . This point represents the critical condition for the device not exhibiting leakage when  $N_{\text{nch}} = 2.5 \times 10^{17} \text{ cm}^{-3}$ . After *h* is greater than 0.25  $\mu$ m, the variation in  $V_{\text{cut-in}}$  with *h* tends to be flat, and if the value of *h* is larger, the protective effect of P-well on the gate oxide will also be weakened, and it will also increase the difficulty of process manufacturing. As can be seen from Figure [8,](#page-6-1) when the device  $V$ <sub>ds</sub> is 0 V,  $N$ <sub>nch</sub> is 2.5 × 10<sup>17</sup> cm<sup>−3</sup>, and *h* is 0.25 μm, the HJD-ATMOS has more leakage than the device with  $N_{\text{nch}}$  is 2.0  $\times$  10<sup>17</sup> cm<sup>-3</sup> and *h* is 0.30 µm. The darker regions in the current density plot for the HJD-ATMOS with  $N_{\text{nch}}$  at  $2.5 \times 10^{17}$  cm<sup>-3</sup> and *h* at 0.25 µm are larger than those with *N*<sub>nch</sub> at 2.0 × 10<sup>17</sup> cm<sup>-3</sup> and *h* at 0.30 µm, indicating higher leakage Larger than those with  $N_{\text{nch}}$  at 2.0  $\times$  10  $\degree$  cm  $\degree$  and *n* at 0.50  $\mu$ m, mulcating higher leakage currents. This also confirms the hypothesis that the breakdown voltage spike is caused by  $\mu$  heterojunction leakage. So the results indicate that *N*<sub>nch</sub> = 2 × 10<sup>17</sup> cm<sup>-3</sup>, *h* = 0.3 μm, and heterojunction leakage. So the results indicate that *N*<sub>nch</sub> = 2 × 10<sup>17</sup> cm<sup>-3</sup>, *h* = 0.3 μm, and  $w = 0.5 \mu$ m are the optimal values. of *h* and *n* and *when N*<sub>nch</sub> is, *n* and 2.5 × 10<sup>1</sup> cm<sup>−3</sup> × 10<sup>1</sup> cm<sup>−3</sup> × 10<sup>1</sup> cm<sup>−3</sup>. It can be observed that the obser

<span id="page-5-0"></span>

Figure 5. First and third quadrant characteristics of HJD-ATMOS and C-ATMOS.

<span id="page-5-1"></span>

**Figure 6.** The breakdown voltage varies with h, w, and  $N_{\text{nch}}$ , when  $N_{\text{nch}}$  is  $2.0 \times 10^{17}$  cm<sup>-3</sup> and 2.5 × 10<sup>17</sup> cm<sup>-3</sup>, *h* is 0.20 μm, 0.25 μm and 0.30 μm, and *w* is 0.1 μm to 0.5 μm, respectively.

<span id="page-6-0"></span>

**Figure 7.**  $V_{\text{cut-in}}$  varies with h, w, and  $N_{\text{nch}}$ , when  $N_{\text{nch}}$  is (a) 2.0  $\times$  10<sup>17</sup> cm<sup>-3</sup>, and (b) 2.5  $\times$  10<sup>17</sup> cm<sup>-3</sup>.

<span id="page-6-1"></span>

Figure 8. Current density distribution when (a)  $N_{\rm nch}$  is 2.5  $\times$  10<sup>17</sup> cm<sup>-3</sup>, h is 0.25 µm, and (b)  $N_{\rm nch}$  is  $2.0 \times 10^{17}$  cm<sup>-3</sup>, *h* is 0.30 μm at *V*<sub>ds</sub> = 0 V.

## **3. Simulation Results and Discussion 3. Simulation Results and Discussion 3. Simulation Results and Discussion**

Figure [9 s](#page-7-0)hows the capacitances of HJD-ATMOS and C-ATMOS. Gate voltage was fixed at  $0$  V, a  $1$  MHz AC signal was applied [[32,3](#page-11-14)[3\],](#page-11-15) and drain voltage was swept from  $0$ to 1000 V. HJD-ATMOS has lower gate-to-source capacitance ( $C_{gs}$ ) than C-ATMOS due to the smaller contact area with the source caused by the split gate structure. HJD-ATMOS's gate-to-drain capacitance ( $C_{gd}$ ) does not decrease. This is because the P-well blocks the right side of the gate of C-ATMOS, performing a similar function as the split gate. Therefore, it can be observed that the  $C_{\text{iss}}$  ( $C_{\text{gs}} + C_{\text{gd}}$ ) of the HJD-ATMOS with split gates is also smaller than that of the C-ATMOS.

Gate-to-drain charge  $(Q_{gd})$  is critical for power device switching speed in device applications. Figure 10 [sho](#page-7-1)ws a test circuit to simulate HJD-ATMOS and C-ATMOS gate charges during turn-on. The miller plateau height of HJD-ATMOS is less than that of C-ATMOS, indicating that the threshold voltage of HJD-ATMOS is smaller than that of ATMOS [34]. Because the gate charge is proportional to the gate capacitance, the HJD-C-ATMOS [\[34\]](#page-11-16). Because the gate charge is proportional to the gate capacitance, the HJD-ATMOS has a lower gate charge ( $Q_g$ ) and  $Q_{gd}$  compared with the C-ATMOS. The Miller platform in HJD-ATMOS is shorter because of the reduced gate area. The  $Q_{\text{gd}}$  values for HJD-ATMOS and C-ATMOS are 32 nC/cm<sup>2</sup> and 47 nC/cm<sup>2</sup>, respectively.  $Q_{gd}$  of HJD-ATMOS decreased by 31.91% compared to C-ATMOS. Reduced  $Q_{gd}$  leads to a smaller frequency figure of merit in HJD-ATMOS. frequency figure of merit in HJD-ATMOS. high-frequency figure of merit in HJD-ATMOS. $\sim$  ATMOS [34]. Because the gate charge is proportional to the gate capacitance, the GATMOS ATMOS has a lower gate charge (*Q*g) and *Q*gd compared with the C-ATMOS. The Miller ATMOS has a lower gate charge (*Q*g) and *Q*gd compared with the C-ATMOS. The Miller

<span id="page-7-0"></span>

**Figure 9.** The device capacitance of HJD-ATMOS and C-ATMOS. **Figure 9.** The device capacitance of HJD-ATMOS and C-ATMOS. **Figure 9.** The device capacitance of HJD-ATMOS and C-ATMOS.

<span id="page-7-1"></span>

Figure 10. The gate charge characteristics of HJD-ATMOS and C-ATMOS.

Figur[e 11](#page-8-0) shows the electric field distribution at the breakdown of HJD-ATMOS and C-ATMOS. The electric field at the gate oxide of HJD-ATMOS is smaller than that of C-ATMOS. This is because the presence of the  $N_{ch}$  introduces a portion of the electric field into this region, which alleviates the electric field that the gate oxide withstands. Although increasing the electric field at the heterojunction raises leakage current risk, it is a trade-off for improved reverse conduction performance. [Figu](#page-8-1)re 12 shows the blocking characteristics of the HJD-ATMOS and the C-ATMOS at room temperature and high temperature. At room temperature, the data are represented by solid lines, whereas at elevated temperatures, they are depicted by dashed lines. HJD-ATMOS and C-ATMOS have similar breakdown voltages at room temperature. But the leakage current of the HJD-ATMOS increases at high temperature due to the increased thermal energy of the charge carriers. The generation of leakage currents, as demonstrated and discus[se](#page-5-1)d in [Fi](#page-6-1)gures 6 and 8, arises due to leakage occurring at the heterojunction, where higher  $N_{\text{nch}}$  and greater values of thickness *h* both contribute to this effect. By improving the semiconductor material growth process, reducing defects and traps, and enhancing the material quality and interface integrity, it is possible to mitigate non-ideal scattering and trap effects experienced by charge carriers at the heterojunction interface, thus suppressing the leakage current. As discussed in reference [20,35,36], regarding leakage current, while the HJD-ATMOS structure does ndeed experience leakage under temperature influence, this leakage is within acceptable  $\mu$ imits, with the level of leakage current being 1  $\times$  10  $^{\circ}$   $\mu$ A/cm−. of thickness *h* both contribute to this effect. By improving the semiconductor material reducing defects and traps, and enhancing the material quality and interface integrity, it<br>is nascillate mitiaate namidaal asettering and trap affects superior as d by shares services face integrity, it is possible to mitigate non-ideal scattering and trap effects experienced at the heterojunction interface, thus suppressing the leakage current. As discussed in by charge carriers at the heterojunction interface, thus suppressing the leakage current. reference [\[20](#page-11-3)[,35](#page-11-17)[,36\]](#page-11-18), regarding leakage current, while the HJD-ATMOS structure does indeed experience leakage under temperature influence, this leakage is within acceptable indeed experience leakage under temperature influence, this leakage is within acceptable structure does independent of  $\frac{1}{2}$  and  $\frac{1}{2}$ limits, with the level of leakage current being  $1 \times 10^{-5}$  µA/cm<sup>2</sup>.

<span id="page-8-0"></span>

**Figure 11.** Electric field distribution for the HJD-ATMOS and the C-ATMOS at BV. **Figure 11.** Electric field distribution for the HJD-ATMOS and the C-ATMOS at BV.

<span id="page-8-1"></span>

**Figure 12.** Blocking characteristics of the HJD-ATMOS and the C-ATMOS. **Figure 12.** Blocking characteristics of the HJD-ATMOS and the C-ATMOS.

This is a common circuit configuration employed in device testing  $[16]$ . Stray inductance is 10 nH, and load inductance is 80 μH. The gate voltage source (V<sub>g</sub>) is turned on from −5 V to This is a common circuit configuration employed in device testing [\[16\]](#page-11-19). Stray inductance is 10 nH, and load inductance is 80  $\mu$ H. The gate voltage source ( $V_g$ ) is turned on from  $-5$  V to 15 V at t = 16  $\mu$ s and turne waveforms of devices. The switching speed of the HJD-ATMOS is faster than that of the C-ATMOS with an external SBD diode, which results in a smaller switching loss. Figure [15](#page-9-2) compares the switching losses between the two devices. In HJD-ATMOS, the turn-on loss ( $E_{\text{on}}$ ) is 0.26 mJ/cm<sup>2</sup>, and the turn-off loss ( $E_{\text{off}}$ ) is 0.41 mJ/cm<sup>2</sup>, which demonstra a reduction of 62.32% and 4.65%, respectively, compared to C-ATMOS. The total switch loss of HJD-ATMOS is reduced by 40.29% compared to C-ATMOS. This is due to the smaller  $Q_{gd}$  compared with the C-ATMOS. Reduced switching losses in power electronic devices are instrumental in improving operational longevity and reliability. As losses during switching are directly proportional to heat generation, a significant decrease in these<br>losses curtails thermal build-up, mitigating the risk of device overheating and extending losses curtails thermal build-up, mitigating the risk of device overheating and extending its operational life. This reduction also sustains lower junction temperatures, crucial for preventing material degradation in high-power-density applications where maintaining low<br>operating temperatures is vital for ensuring long-term stability and reliability. Furthermore operating temperatures is vital for ensuring long-term stability and reliability. Furthermore, minimizing switching losses allows power converters and similar equipment to function efficiently at elevated frequencies without sacrificing efficiency, empowering designers to develop compact, lightweight systems while consistently meeting reliability standards. Figure [13](#page-9-0) shows a double pulse test circuit for investigating switching characteristics. Figure 13 shows a double pulse test circuit for investigating switching characteristics. waveforms of devices. The switching speed of the HJD-ATMOS is faster than that of th<br>C-ATMOS with an external SBD diode, which results in a smaller switching loss. Figure 1<br>compares the switching losses between the two de  $\log{(E_{\rm on})}$  is 0.26 mJ/cm<sup>2</sup>, and the turn-off  $\log{(E_{\rm off})}$  is 0.41 mJ/cm<sup>2</sup>, which demonstrate

The majority of the process steps for HJD-ATMOS, including epitaxial growth, N+ source and P-well implantation, trench etching, P-base implantation, isolation oxidation, gate oxidation, polysilicon gate deposition, and metallization, are fully compatible with the manufacturing processes of C-ATMOS. The N-channel region is formed by ion implantation at the bottom of the trench after trench etching [\[37\]](#page-11-20). The split gate is formed by etching after trench oxidation, resulting in a thin layer of oxide between the gate and the P-Poly-Si. The gate-P-Poly-Si trench isolation layer is formed by thermal oxidation, and the trench oxide layer is fully etched and filled with P-Poly-Si.

Table [2](#page-9-3) compares the HJD-ATMOS and the C-ATMOS in terms of their main characteristics. Dynamic FOM indicates the value of  $R_{on,sp} \times Q_{gd}$  [\[38\]](#page-11-21). The HJD-ATMOS performs better due to the integrated HJD structure.

<span id="page-9-0"></span>

Figure 13. A circuit for simulating switching with a double pulsed test.

<span id="page-9-1"></span>

Figure 14. The switching characteristics of HJD-ATMOS and C-ATMOS, including the (a) turn-on process and (**b**) turn-off process. process and (**b**) turn-off process. process and (**b**) turn-off process.

<span id="page-9-2"></span>

**Figure 15.** Switching loss comparison of IJ-ATMOS and C-ATMOS. **Figure 15.** Switching loss comparison of IJ-ATMOS and C-ATMOS. **Figure 15.** Switching loss comparison of IJ-ATMOS and C-ATMOS.

<span id="page-9-3"></span>Table 2. Device characteristics comparison.

better due to the integrated HJD structure.



## **4. Conclusions**

This paper proposes a novel asymmetric trench SiC MOSFET with a heterojunction diode. The performance of HJD-ATMOS and C-ATMOS is compared in detail. It can be observed that HJD-ATMOS demonstrates superior third-quadrant performance with a lower *V*<sub>cut-in</sub> because of the integrated HJD. Compared with C-ATMOS, the *Q*<sub>gd</sub> of HJD-ATMOS has decreased by 31.91%. This is because the split gate design further reduces the total gate charge, which reduces the switching loss of the HJD-ATMOS device without affecting other key characteristics. As a result, HJD-ATMOS eliminates bipolar degradation and reduces the turn-on loss from 0.69 mJ/cm<sup>2</sup> in C-ATMOS to 0.26 mJ/cm<sup>2</sup>. With its advantageous features, HJD-ATMOS is a strong contender for power electronic applications.

**Author Contributions:** Conceptualization and writing—original draft, Y.Y.; software, Z.C.; software and data curation, Y.H. and R.L.; supervision and writing—reviewing and editing, S.H. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work is supported by the National Natural Science Foundation of China under Grant 62174017.

**Data Availability Statement:** Data is contained within the article.

**Conflicts of Interest:** The authors declare no conflicts of interest.

## **References**

- <span id="page-10-0"></span>1. Vathulya, V.R.; Shang, H.; White, M.H. A novel 6H-SiC power DMOSFET with implanted p-well spacer. *IEEE Electron Device Lett.* **1999**, *20*, 354–356. [\[CrossRef\]](https://doi.org/10.1109/55.772374)
- <span id="page-10-1"></span>2. Cabello, M.; Soler, V.; Rius, G.; Montserrat, J.; Rebollo, J.; Godignon, P. Advanced processing for mobility improvement in 4H-SiC MOSFETs: A review. *Mater. Sci. Semicond. Process.* **2018**, *78*, 22–31. [\[CrossRef\]](https://doi.org/10.1016/j.mssp.2017.10.030)
- <span id="page-10-2"></span>3. Huang, R.; Tao, Y.; Bai, S.; Chen, G.; Wang, L.; Liu, A.; Wei, N.; Li, Y.; Zhao, Z. Design and fabrication of a 3.3 kV 4H-SiC MOSFET. *J. Semicond.* **2015**, *36*, 094002. [\[CrossRef\]](https://doi.org/10.1088/1674-4926/36/9/094002)
- 4. Meli, A.; Muoio, A.; Reitano, R.; Sangregorio, E.; Calcagno, L.; Trotta, A.; Parisi, M.; Meda, L.; La Via, F. Effect of the Oxidation Process on Carrier Lifetime and on SF Defects of 4H SiC Thick Epilayer for Detection Applications. *Micromachines* **2022**, *13*, 1042. [\[CrossRef\]](https://doi.org/10.3390/mi13071042)
- <span id="page-10-3"></span>5. Lee, G.; Ha, J.; Kim, K.; Bae, H.; Kim, C.-E.; Kim, J. Influence of Radiation-Induced Displacement Defect in 1.2 kV SiC Metal-Oxide-Semiconductor Field-Effect Transistors. *Micromachines* **2022**, *13*, 901. [\[CrossRef\]](https://doi.org/10.3390/mi13060901) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/35744515)
- <span id="page-10-4"></span>6. Li, J.; Cheng, X.; Wang, Q.; Zheng, L.; Shen, L.; Li, X.; Zhang, D.; Zhu, H.; Shen, D.; Yu, Y. Morphology improvement of SiC trench by inductively coupled plasma etching using Ni/Al2O<sup>3</sup> bilayer mask. *Mater. Sci. Semicond. Process.* **2017**, *67*, 104–109. [\[CrossRef\]](https://doi.org/10.1016/j.mssp.2017.05.022)
- <span id="page-10-5"></span>7. Liu, G.; Tuttle, B.R.; Dhar, S. Silicon carbide: A unique platform for metal-oxide-semiconductor physics. *Appl. Phys. Rev.* **2015**, *2*, 021307. [\[CrossRef\]](https://doi.org/10.1063/1.4922748)
- <span id="page-10-6"></span>8. Zhou, C.Y.; Ren, M.; Li, X.; Ma, R.Y.; Zhang, X.; Zheng, F.; Liang, S.Q.; Li, Z.H.; Zhang, B. 4H-SiC Trench MOSFET with Integrated Heterojunction Diode for Optimizing Switching Performance. In Proceedings of the 2022 IEEE 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT), Nanjing, China, 25–28 October 2022; pp. 1–3.
- <span id="page-10-7"></span>9. Guo, J.; Li, P.; Ma, R.; Hu, S. A Novel Asymmetric Trench SiC MOSFET Embedded Unipolar Electron Channel with Improved Reverse Conduction Performance. In Proceedings of the 2022 IEEE 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT), Nanjing, China, 25–28 October 2022; pp. 1–3.
- <span id="page-10-8"></span>10. Agarwal, A.; Fatima, H.; Haney, S.; Ryu, S.H. A New Degradation Mechanism in High-Voltage SiC Power MOSFETs. *IEEE Electron Device Lett.* **2007**, *28*, 587–589. [\[CrossRef\]](https://doi.org/10.1109/LED.2007.897861)
- <span id="page-10-9"></span>11. Palanisamy, S.; Basler, T.; Lutz, J.; Künzel, C.; Wehrhahn-Kilian, L.; Elpelt, R. Investigation of the bipolar degradation of SiC MOSFET body diodes and the influence of current density. In Proceedings of the 2021 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 21–25 March 2021; pp. 1–6.
- <span id="page-10-10"></span>12. Carastro, F.; Mari, J.; Zoels, T.; Rowden, B.; Losee, P.; Stevanovic, L. Investigation on diode surge forward current ruggedness of Si and SiC power modules. In Proceedings of the 2016 18th European Conference on Power Electronics and Applications (EPE'16 ECCE Europe), Karlsruhe, Germany, 5–9 September 2016; pp. 1–10.
- <span id="page-10-11"></span>13. She, X.; Huang, A.Q.; Lucía, Ó.; Ozpineci, B. Review of Silicon Carbide Power Devices and Their Applications. *IEEE Trans. Ind. Electron.* **2017**, *64*, 8193–8205. [\[CrossRef\]](https://doi.org/10.1109/TIE.2017.2652401)
- <span id="page-10-12"></span>14. Sung, W.; Baliga, B.J. Monolithically Integrated 4H-SiC MOSFET and JBS Diode (JBSFET) Using a Single Ohmic/Schottky Process Scheme. *IEEE Electron Device Lett.* **2016**, *37*, 1605–1608. [\[CrossRef\]](https://doi.org/10.1109/LED.2016.2618720)
- 15. Sung, W.; Baliga, B.J. On Developing One-Chip Integration of 1.2 kV SiC MOSFET and JBS Diode (JBSFET). *IEEE Trans. Ind. Electron.* **2017**, *64*, 8206–8212. [\[CrossRef\]](https://doi.org/10.1109/TIE.2017.2696515)
- <span id="page-11-19"></span>16. Zhang, J.; Chen, Z.; Tu, Y.; Deng, X.; Zhang, B. A Novel SiC Asymmetric Cell Trench MOSFET with Split Gate and Integrated JBS Diode. *IEEE J. Electron Devices Soc.* **2021**, *9*, 713–721. [\[CrossRef\]](https://doi.org/10.1109/JEDS.2021.3097390)
- <span id="page-11-0"></span>17. Yu, H.; Wang, J.; Deng, G.; Liang, S.; Liu, H.; Shen, Z.J. A Novel 4H-SiC JBS-Integrated MOSFET with Self-Pinching Structure for Improved Short-Circuit Capability. *IEEE Trans. Electron Devices* **2022**, *69*, 5104–5109. [\[CrossRef\]](https://doi.org/10.1109/TED.2022.3192509)
- <span id="page-11-1"></span>18. An, J.; Hu, S. Heterojunction Diode Shielded SiC Split-Gate Trench MOSFET with Optimized Reverse Recovery Characteristic and Low Switching Loss. *IEEE Access* **2019**, *7*, 28592–28596. [\[CrossRef\]](https://doi.org/10.1109/ACCESS.2019.2902246)
- <span id="page-11-2"></span>19. Deng, X.; Xu, X.; Li, X.; Li, X.; Wen, Y.; Chen, W. A Novel SiC MOSFET Embedding Low Barrier Diode with Enhanced Third Quadrant and Switching Performance. *IEEE Electron Device Lett.* **2020**, *41*, 1472–1475. [\[CrossRef\]](https://doi.org/10.1109/LED.2020.3017650)
- <span id="page-11-3"></span>20. Yu, H.; Liang, S.; Liu, H.; Wang, J.; Shen, Z.J. Numerical Study of SiC MOSFET with Integrated n-/n-Type Poly-Si/SiC Heterojunction Freewheeling Diode. *IEEE Trans. Electron Devices* **2021**, *68*, 4571–4576. [\[CrossRef\]](https://doi.org/10.1109/TED.2021.3097979)
- <span id="page-11-4"></span>21. Shenoy, P.M.; Baliga, B.J. High voltage P<sup>+</sup> polysilicon/N<sup>−</sup> 6H-SiC heterojunction diodes. *Electron. Lett.* **1997**, *33*, 1086–1087. [\[CrossRef\]](https://doi.org/10.1049/el:19970678)
- <span id="page-11-5"></span>22. Yamagami, S.; Hayashi, T.; Hoshi, M. Novel Low V<sub>ON</sub> Poly-Si/4H-SiC Heterojunction Diode Using Energy Barrier Height Control. *Mater. Sci. Forum* **2012**, *717–720*, 1005–1008. [\[CrossRef\]](https://doi.org/10.4028/www.scientific.net/MSF.717-720.1005)
- <span id="page-11-6"></span>23. Ni, W.; Emori, K.; Marui, T.; Saito, Y.; Yamagami, S.; Hayashi, T.; Hoshi, M. SiC Trench MOSFET with an Integrated Low Von Unipolar Heterojunction Diode. *Mater. Sci. Forum* **2014**, *778–780*, 923–926. [\[CrossRef\]](https://doi.org/10.4028/www.scientific.net/MSF.778-780.923)
- <span id="page-11-7"></span>24. Fu, H.; Wei, Z.; Liu, S.; Wei, J.; Xu, H.; Ni, L.; Yang, Z.; Sun, W. 1200V 4H-SiC trench MOSFET with superior figure of merit and suppressed quasi-saturation effect. *Microelectron. Reliab.* **2021**, *123*, 114249. [\[CrossRef\]](https://doi.org/10.1016/j.microrel.2021.114249)
- <span id="page-11-8"></span>25. Siemieniec, R.; Peters, D.; Esteve, R.; Bergner, W.; Kück, D.; Aichinger, T.; Basler, T.; Zippelius, B. A SiC Trench MOSFET concept offering improved channel mobility and high reliability. In Proceedings of the 2017 19th European Conference on Power Electronics and Applications (EPE'17 ECCE Europe), Warsaw, Poland, 11–14 September 2017; pp. P.1–P.13.
- 26. Peters, D.; Basler, T.; Zippelius, B.; Aichinger, T.; Bergner, W.; Esteve, R.; Kueck, D.; Siemieniec, R. The New CoolSiC™ Trench MOSFET Technology for Low Gate Oxide Stress and High Performance. In Proceedings of the PCIM Europe 2017; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, Nuremberg, Germany, 16–18 May 2017; pp. 1–7.
- <span id="page-11-9"></span>27. Peters, D.; Siemieniec, R.; Aichinger, T.; Basler, T.; Esteve, R.; Bergner, W.; Kueck, D. Performance and ruggedness of 1200V SiC—Trench—MOSFET. In Proceedings of the 2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD), Sapporo, Japan, 28 May–1 June 2017; pp. 239–242.
- <span id="page-11-10"></span>28. Afanasev, V.V.; Bassler, M.; Pensl, G.; Schulz, M. Intrinsic SiC/SiO<sup>2</sup> Interface States. *Phys. Status Solidi (A)* **1997**, *162*, 321–337. [\[CrossRef\]](https://doi.org/10.1002/1521-396X(199707)162:1%3C321::AID-PSSA321%3E3.0.CO;2-F)
- <span id="page-11-11"></span>29. *TCAD Sentaurus Device Manual*; Synopsys, Inc.: Mountain View, CA, USA, 2016.
- <span id="page-11-12"></span>30. Tanaka, H.; Hayashi, T.; Shimoida, Y.; Yamagami, S.; Tanimoto, S.; Hoshi, M. Ultra-low Von and High Voltage 4H-SiC Heterojunction Diode. In Proceedings of the Proceedings. ISPSD '05. The 17th International Symposium on Power Semiconductor Devices and ICs, Santa Barbara, CA, USA, 23–26 May 2005; pp. 287–290.
- <span id="page-11-13"></span>31. Na, J.; Cheon, J.; Kim, K. 4H-SiC Double Trench MOSFET with Split Heterojunction Gate for Improving Switching Characteristics. *Materials* **2021**, *14*, 3554. [\[CrossRef\]](https://doi.org/10.3390/ma14133554) [\[PubMed\]](https://www.ncbi.nlm.nih.gov/pubmed/34202093)
- <span id="page-11-14"></span>32. Zhang, M.; Wei, J.; Jiang, H.; Chen, K.J.; Cheng, C.H. A New SiC Trench MOSFET Structure with Protruded p-Base for Low Oxide Field and Enhanced Switching Performance. *IEEE Trans. Device Mater. Reliab.* **2017**, *17*, 432–437. [\[CrossRef\]](https://doi.org/10.1109/TDMR.2017.2694220)
- <span id="page-11-15"></span>33. Wei, J.; Zhang, M.; Jiang, H.; Wang, H.; Chen, K.J. Dynamic Degradation in SiC Trench MOSFET with a Floating p-Shield Revealed with Numerical Simulations. *IEEE Trans. Electron Devices* **2017**, *64*, 2592–2598. [\[CrossRef\]](https://doi.org/10.1109/TED.2017.2697763)
- <span id="page-11-16"></span>34. Xu, H.Y.; Wang, Y.; Bao, M.T.; Cao, F. Low Switching Loss Split-Gate 4H-SiC MOSFET with Integrated Heterojunction Diode. *IEEE J. Electron Devices Soc.* **2022**, *10*, 554–561. [\[CrossRef\]](https://doi.org/10.1109/JEDS.2022.3192420)
- <span id="page-11-17"></span>35. Na, J.; Kim, K. 3.3 kV 4H-SiC MOSFET with embeded hetero junction body diode for low switching loss. In Proceedings of the 2022 International Conference on Electronics, Information, and Communication (ICEIC), Jeju, Republic of Korea, 6–9 February 2022; pp. 1–4.
- <span id="page-11-18"></span>36. Yu, Y.; Liu, T.; Ma, R.; Cheng, Z.; Tao, J.; Guo, J.; Wu, H.; Hu, S. A Novel Asymmetric Trench SiC MOSFET with an Integrated JFET for Improved Reverse Conduction Performance. *IEEE Trans. Electron Devices* **2024**, *71*, 1546–1552. [\[CrossRef\]](https://doi.org/10.1109/TED.2023.3333285)
- <span id="page-11-20"></span>37. Ding, J.; Deng, X.; Li, S.; Wu, H.; Li, X.; Li, X.; Chen, W.; Zhang, B. A Low-Loss Diode Integrated SiC Trench MOSFET for Improving Switching Performance. *IEEE Trans. Electron Devices* **2022**, *69*, 6249–6254. [\[CrossRef\]](https://doi.org/10.1109/TED.2022.3208802)
- <span id="page-11-21"></span>38. Yang, T.; Wang, Y.; Yue, R. A heterojunction-based SiC power double trench MOSFET with improved switching performance and reverse recovery. *Superlattices Microstruct.* **2020**, *140*, 106466. [\[CrossRef\]](https://doi.org/10.1016/j.spmi.2020.106466)

**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.