

Article

Impact of Program–Erase Operation Intervals at Different Temperatures on 3D Charge-Trapping Triple-Level-Cell NAND Flash Memory Reliability

Xuesong Zheng ^{1,2,†}, Yifan Wu ^{3,†}, Haitao Dong ³, Yizhi Liu ³, Pengpeng Sang ³, Liyi Xiao ¹ and Xuepeng Zhan ^{3,*} 

¹ School of Astronautics, Harbin Institute of Technology, Harbin 150001, China; zhengxuesongkx@163.com (X.Z.); xiaoly@hit.edu.cn (L.X.)

² China Aerospace Components Engineering Center, Beijing 100094, China

³ School of Information Science and Engineering, Shandong University, Qingdao 266237, China; 202332702@mail.sdu.edu.cn (Y.W.); dhtzzjbyl@126.com (H.D.); lyz2308237138@163.com (Y.L.); ppsang@sdu.edu.cn (P.S.)

* Correspondence: zhanxuepeng@sdu.edu.cn

† These authors contributed equally to this work.

Abstract: Three-dimensional charge-trapping (CT) NAND flash memory has attracted extensive attention owing to its unique merits, including huge storage capacities, large memory densities, and low bit cost. The reliability property is becoming an important factor for NAND flash memory with multi-level-cell (MLC) modes like triple-level-cell (TLC) or quad-level-cell (QLC), which is seriously affected by the intervals between program (P) and erase (E) operations during P/E cycles. In this work, the impacts of the intervals between P&E cycling under different temperatures and P/E cycles were systematically characterized. The results are further analyzed in terms of program disturb (PD), read disturb (RD), and data retention (DR). It was found that fail bit counts (FBCs) during the high temperature (HT) PD process are much smaller than those of the room temperature (RT) PD process. Moreover, upshift error and downshift error dominate the HT PD and RT PD processes, respectively. To improve the memory reliability of 3D CT TLC NAND, different intervals between P&E operations should be adopted considering the operating temperatures. These results could provide potential insights to optimize the lifetime of NAND flash-based memory systems.

Keywords: flash reliability; 3D CT NAND; operation interval; high temperature; TLC



Citation: Zheng, X.; Wu, Y.; Dong, H.; Liu, Y.; Sang, P.; Xiao, L.; Zhan, X.

Impact of Program–Erase Operation Intervals at Different Temperatures on 3D Charge-Trapping Triple-Level-Cell NAND Flash Memory Reliability.

Micromachines **2024**, *15*, 1060.

<https://doi.org/10.3390/mi15091060>

Academic Editors: Qilin Hua and Tao Zeng

Received: 30 July 2024

Revised: 19 August 2024

Accepted: 20 August 2024

Published: 23 August 2024



Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

In the era of big data and information explosion, 3D NAND flash memory is widely used in various applications benefiting from unique advantages including ultra-high storage density, storage capacities, and low product cost [1–4]. Three-dimensional NAND flash memory is becoming a mainstream storage medium, which is the core of a solid state disk (SSD) and provides great potential to replace a hard disk drive (HDD). Extensive efforts have been devoted to improving NAND flash memory by exploring the fabricating process, novel materials, and device architectures [5–7]. During the operation process, repeated Program and Erase (P/E) operations bring about unavoidable degradations in the vertical tunneling layer (TNL) and charge trapping layer (CTL), leading to worse reliability and performance [8–10]. J. K. Park et al. focus on the cell operation algorithm and scheme to improve the reliability of NAND cells [11]. For large-scale and highly reliable memory devices and systems, in-depth investigations on the reliability characteristics and the potential failure mechanism are of great importance.

Program disturbance (PD), also as the repeated P/E operation, originates from the unselected cells in 3D NAND flash sharing a common word line (WL) for the selected and unselected cells [12–15]. The PD phenomenon becomes exacerbated as the stacking storage

layer increases, which is related to the leakage current through the vertical tunneling layer (TNL) under a low electric field and lateral charge migration (LCM) from the adjacent flash cells [16,17]. Several methods have been proposed to reduce PD-induced errors, including pre-charge operation of the unselected cell, self-boosting effect, and optimized programming scheme [18,19]. However, the impacts of the intervals between P&E operations under different operating temperatures on the error distributions and error mode of 3D NAND flash are rarely reported.

In this paper, the impacts of the intervals between P&E operations on 3D TLC NAND flash are investigated under room temperature and high temperature, at fresh states and up to 10 K P/E cycling states. With a constant operation period of 0.1 s, two groups of Ters (the interval between Erase and Program) and Tpgm (the interval between Program and Erase) were adopted, which are 0.01 s and 0.09 s, and 0.09 s and 0.01 s, respectively. The impacts of threshold voltage (V_{th}) shifts were analyzed by focusing on the error bit states, the operating temperature, and the P/E cycles. We found that the intervals between P&E operations, as well as the operating temperatures, show obvious impacts on the error modes and total error bits, which indicates that longer Ters are preferred to reduce the error bits for fresh states up to 10 K P/E cycle state at room temperature.

2. Methods

An FPGA-based raw NAND chip tester was adopted to characterize the Raw 3D TLC NAND chips, which has eight parallel sockets and high-speed PCIE interfaces. The tester can support a maximum data transfer of ~200 MHz and a wide temperature range for operations, from 25 °C (room temperature, RT) to 85 °C (high temperature, HT). Customized software was used to perform the data program, data erase, and data read operations for detailed analysis. The tested Raw 3D TLC NAND chip was 128 G CT type flash memory with 64 stacking storage layers and 5912 valid blocks, which have 768 logical pages and store 18,336 bytes per page. The interval between Erase and the next Program operation is defined as Ters and the interval between Program and the next Erase operation was defined as Tpgm. Two groups of operation intervals were used corresponding to Ters and Tpgm of 0.01 s and 0.09 s, and 0.09 s and 0.01 s, respectively. The program disturb (PD) was evaluated by performing the repeated P/E to 2000 (2 K) cycles with a constant operation interval of 0.1 s and a read dummy operation per 200 cycles. The PD characterization was carried out at two different temperatures (25 °C and 85 °C) and six different P/E states (fresh, 2 K P/E cycles, 4 K P/E cycles, 6 K P/E cycles, 8 K P/E cycles and 10 K P/E cycles). After the Erase operation, a fixed set of pseudo-random data was used for the Program operation. The fail bit counts (FBCs) and the raw bit error rate (RBER) were analyzed by comparing the written and readout data. The read disturb (RD) and data retention (DR) experiments were performed after PD processes. The read dummy operations were conducted at 1st, 100th, 200th, 500th, 1000th (1 K), 2000th (2 K), 5000th (5 K), 8000th (8 K), and 10,000th (10 K) during the RD process. The read dummy operations were conducted at 0 h, 1 h, 2 h, 4 h, 6 h, 12 h, 18 h, and 24 h during DR process. In this work, the PD process was carried out under RT and HT conditions, while the following RD and DR measurements were performed at RT.

Figure 1c shows the experimental process, which contains 2 K P/E cycles (PD) with different operation intervals. During the PD process, the repeated Erase operation was performed followed by the repeated Program operation with the fixed random data. Typically, incremental step pulse programming (ISPP) and incremental step pulse erase (ISPE) are adopted, which contains multiple pulses with verify pulses to check the memory states. When P&E operations are completed, there are periods of waiting time corresponding to Ters and Tpgm, respectively. During the RD process, repeated data Read operations ranging from 1 cycle to 10,000 (10 K) cycles were performed after the PD process. During the DR process, repeated data Read operations were performed immediately after the PD process and remaining up to 24 h. For the data analysis process, the readout data were recorded and downloaded to a text file and then compared with the fixed random data.

In the 3D CT TLC NAND flash chip, the stored data were divided into eight states based on the threshold voltage (V_{th}) of the storage cell corresponding to H, A, B, C, D, E, F, and G. As shown in Figure 1, there is a wide margin between adjacent memory states under ideal conditions. The adjacent memory states in practice overlap to a certain extent, leading to the error bits. The total error bits come from two parts defined as downshift errors and upshift errors, corresponding to the red region and blue region in Figure 1b.




Figure 1. Schematic images of (a) V_{th} distribution (H to G) in TLC NAND flash, and (b) the upshift (blue region) and downshift (red region) error with a given read voltage (V_{read}). (c) Schematic of Program and Erase operations with the interval defined as T_{pgm} and T_{ers} . The white squares and grey squares represent the Erase (E) and Program (P) operations.

3. Results and Discussion

Figure 2 shows the measured FBC under different T_{ers} and T_{pgm} at fresh blocks and 10 K P/E cycling blocks. It vividly shows that the FBCs of 10 K P/E cycling blocks were significantly larger than those of fresh blocks under 25 °C and 85 °C conditions. During the room-temperature (RT) PD process, the longer T_{pgm} shows smaller FBCs both at fresh and 10 K P/E cycling states. This can be explained through the fact that a longer T_{pgm} shows a higher possibility for the stored charge loss through the LCM, which compensates for the slight injected charges during the PD process. Similar results were observed during the high-temperature (HT) PD process. With the first FBCs extracted at room temperature before the PD process as a reference, the FBCs showed a significant decrease at small PE cycle numbers. The FBCs increased slowly with increasing PE cycles, which can be explained through the fact that the flash memory behaves more reliably at a high temperature. Note that different operation intervals show little difference at the fresh state.

Considering the overlap between the memory states in 3D NAND flash with the triple-level-cell (TLC) mode, the errors can be divided into V_{th} -downshift errors and V_{th} -upshift errors, as shown in Figure 1. After 10 K P/E cycles, the downshift and upshift errors are displayed in Figure 3 with different intervals between P&E operations and operating temperatures. For the RT PD process, the downshift errors overwhelm the

upshift errors, while the opposite trend was observed at the HT PD process. A roughly linear relationship between the upshift errors and P/E cycles can be observed in Figure 3b at a high temperature. Depending on the stored charge levels, V_{th} -downshift errors and V_{th} -upshift errors roughly correspond to the charge loss and charge accrual process. Normally, charge loss can happen through lateral migration between adjacent cells and vertical migration between the blocking layer and tunneling layer. The upshift errors are related to the vertical charge injection from the tunneling layer, the lateral charge migration within the charge-trapping layer, and the set of Read voltage [20–26]. As P/E cycling increases, more shallow traps are generated under P/E stress, and the charge accrual in low V_{th} states becomes one dominant factor for worse FBCs [27,28]. The increasing upshift errors at different P/E cycles are related to the generated shallow traps and degradation of the tunneling layer.




Figure 2. FBCs during 2 K P/E cycles with different Tpgm and Ters under fresh and 10 K P/E cycling states at (a) room temperature (25 °C) and (b) high temperature (85 °C).




Figure 3. The corresponding downshift and upshift error at (a) 25 °C and (b) 85 °C during 2 K P/E cycles with different Tpgm and Ters.

In order to further reveal the mechanism of upshift errors, shown in Table 1, the upshift errors of each state were summarized with different temperatures and operation intervals. It is obvious that the low V_{th} state errors are the dominant factor for upshift errors, which correspond to H-to-A state errors at room temperature and A-to-B state errors at a high temperature for both the operation intervals of 0.09 s and 0.01 s, and 0.09 s and 0.01 s.

Table 1. The summary of upshift errors under 25 °C and 85 °C temperature conditions.

States	RT1 FBC	HT1 FBC	RT2 FBC	HT2 FBC
H To A	4771	4753	4477	3709
A To B	3097	7069	2984	7145
B To C	1659	5359	1563	5352
C To D	746	2111	829	2246
D To E	1149	2344	1137	2480
E To F	449	2148	420	2364
F To G	96	289	112	363

RT and HT stand for room temperature and high temperature, respectively, and 1 and 2 stand for T_{pgm} of 0.09 s and 0.01 s, respectively. The maximum values are highlighted in blue (RT) and red (HT).

Furthermore, the error of each state (H, “111” to G, “101”) of the TLC modes are displayed in Figure 4 with different operation intervals and operating temperatures. Only the results of 10 K P/E cycling blocks were investigated to reveal the differences. The G-state and E-state downshift errors were much larger than those of the others states under RT and HT conditions, which are more likely to lose charges owing to the higher V_{th} states. For upshift errors, the A-state and B-state errors are dominant under HT conditions, while the H-state and A-state errors are larger than others under RT conditions. The results indicate that the operating temperatures are more important on the error modes than operation intervals.




Figure 4. The FBC summary of different states in (a) downshift errors and (b) upshift errors after 10 K P/E cycles with different T_{pgm} and T_{ers} at 25 °C and 85 °C.

Aiming to reveal the impacts of different operation intervals and operating temperatures, the normalized FBCs are shown in Figure 5 from fresh states up to 10 K P/E cycling states (2 K P/E, 4 K P/E, 6 K P/E, 8 K P/E, and 10 K P/E). After the RT PD process, a shorter T_{pgm} showed smaller normalized FBCs compared to that of a longer T_{pgm} from fresh state to 10 K P/E cycling states, which corresponds to less charged electron loss during T_{pgm}. When it comes to the HT PD process, the raw FBCs show little differences with different operation intervals (0.09 s and 0.01 s, and 0.01 s and 0.09 s) from fresh states to 8 K P/E cycling states. In order to reveal the differences, the normalized FBCs were extracted with a reference FBC (at room temperature) before the PD process. Detailed information is displayed in Figure 6, in which the normalized FBCs are below zero owing to the smaller FBCs at a high temperature. It shows an obvious change between the 2 K P/E cycling state and 4 K P/E cycling state, which corresponds to the results shown in Figure 5b. From the fresh state to 2 K P/E cycling states, shorter T_{pgm} operation intervals are also preferred, which is approximately equal to the lifetime of 3D TLC NAND flash memory. While after the typical lifetime (4 K P/E cycles to 10 K P/E cycles), it is interesting that a longer T_{pgm}

shows smaller normalized FBCs. The stored charges (after Program operation) are lost during Tpgm, and a longer Tpgm implies a higher opportunity to lose the stored charges. At the HT PD process where the dominant factor is the upshift error, it was supposed that the FBCs could be compensated to a certain extent under a longer Tpgm, during which more stored charges can be lost through lateral charge diffusion.




Figure 5. The normalized FBC under different P/E cycles (fresh to 10 K) with different Tpgm and Ters at (a) 25 °C and (b) 85 °C.




Figure 6. The normalized FBC versus P/E cycles with different P/E cycling states at 85 °C and different operation intervals: (a) fresh state; (b) 2 K P/E cycling; (c) 4 K P/E cycling; (d) 6 K P/E cycling; (e) 8 K P/E cycling; and (f) 10 K P/E cycling.

After different PD processes, the RD results are shown in Figure 7 at the fresh state and 10 K P/E cycling states. At up to 10 K read cycles at room temperature, the FBCs increase rapidly for fresh blocks and 10 K P/E cycling blocks after the RT PD process, which indicates the stored charges gradually lost during the RD process. Similar results were observed for the HT PD process shown in Figure 7b. Moreover, after the HT PD process, the FBCs at 10 K P/E cycling states were much larger than those of the RT PD process, which can be explained through the fact that more stored charges corresponding to dominant upshift errors can be lost during the RD process. The FBCs of the fresh block remain constant during 10 K RD cycles after the HT PD process, which is much smaller than those after the RT PD process. These results are in accordance with smaller FBCs obtained under the HT PD process.




Figure 7. The 10 K read disturb error of fresh block and 10 K P/E cycling blocks with different Tpgm and Ters at (a) 25 °C and (b) 85 °C.

To further reveal the underlying mechanism during 10 K read cycles, the downshift and upshift errors at 10 K P/E cycling with different operation intervals and operating temperatures are displayed in Figure 8. After the HT PD process, the upshift errors increase rapidly while the downshift errors remain unchanged up to 10 K RD cycles. On the contrary, the upshift errors increase rapidly and overwhelm the downshift errors after 5 K RD cycles after the RT PD process. During the RD process, the fundamental reason for the upshift errors is vertical charge injection through the tunneling layer. Along with P/E cycling, lateral charge migration will be another factor for charge accrual. The downshift errors are related to the loss of electrons stored in the charge trap layer through either lateral migration or vertical migration. As shown in Figure 7, the FBCs of the 10 K P/E cycling block after the HT PD process are much larger than those after the RT PD process. Depending on the charge loss and charge accrual degree, upshift errors or downshift errors are the dominant factor for error bits. The loss of electrons will be worsened and cause more downshift errors at high temperatures. In floating-gate (FG)-type NAND flash memory, TNL degradation dominates the downshift errors; however, in CT-type NAND flash memory, the charges are stored in charge-trapping centers, which are stable even with TNL degradation. Instead, the generated shallow traps in the CT layer turns to be the dominant factor for charge-loss. In previous work, it has been evidenced that P/E stress will generate shallow traps that contribute to the degradation of disturbance and retention [27,28].




Figure 8. The downshift and upshift error during the 10 K read disturb after 10 K P/E cycles with different Tpgm and Ters at (a) 25 °C and (b) 85 °C.

Figure 9 shows the 24 h DR results of the 10 K P/E cycling block with different operation intervals and operating temperatures. It shows that the FBCs after the HT PD

process were similar for different operation intervals in which charge loss is dominant in the DR process. The FBCs of the RT PD process are much larger than those of the HT PD process. For the RT PD process, it was observed that a longer Tgpm (red circles) shows smaller FBCs than that of longer Ters (black squares). This indicates that stored charges are re-distributed and loss during a longer Tgpm through the LCM or vertical charge migration resulting in a smaller FBCs in DR.




Figure 9. The 24 h retention results after 10 K P/E cycles with different Tgpm and Ters at 25 °C and 85 °C.

4. Conclusions

In summary, this study investigated the impacts of operation intervals on 3D TLC NAND flash. The experimental measurements were conducted with a constant operation period of 0.1 s at 25 °C and 85 °C, at fresh states and up to 10 K P/E cycling states. It was found that upshift errors dominate during the high-temperature PD process, while downshift errors dominate during the room-temperature PD process. The total error bits of the HT PD process were much smaller than those of the RT PD process, of which the trends were similar for fresh blocks and up to 10 K P/E cycling blocks. Moreover, less degradation can be obtained using a longer Tgpm and higher operating temperature, which may be related to an upshift error originating from tunneling-induced leakage current. Therefore, different optimizing strategies should be adopted considering the operating temperature and imposed P/E cycling for 3D CT NAND flash.

Author Contributions: The work presented here was completed in collaboration between all authors. Conceptualization, X.Z. (Xuesong Zheng) and Y.W.; measurements and validation, X.Z. (Xuesong Zheng) and H.D.; formal analysis, X.Z. (Xuesong Zheng) and Y.L.; investigation, X.Z. (Xuesong Zheng) and X.Z. (Xuepeng Zhan); writing—original draft preparation, X.Z. (Xuesong Zheng), Y.L., L.X. and P.S.; writing—review and editing, X.Z. (Xuepeng Zhan); supervision, X.Z. (Xuepeng Zhan); project administration, X.Z. (Xuepeng Zhan); funding acquisition, X.Z. (Xuepeng Zhan). All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported in part by the National Key Research and Development Program of China (2023YFB02500), the National Natural Science Foundation of China (no. 62104134), the Natural Science Foundation of Shandong Province (no. ZR2023LZH007), Program of Qilu Young Scholars of Shandong University, and 2209WK0007.

Data Availability Statement: Data are contained within the article.

Conflicts of Interest: The authors declare no conflicts of interest.

References

1. Ishimaru, K. Future of Non-Volatile Memory from Storage to Computing. In Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 7–11 December 2019; pp. 1.3.1–1.3.6.
2. Tokutomi, T.; Doi, M.; Hachiya, S.; Kobayashi, A.; Tanakamaru, S.; Takeuchi, K. Enterprise-Grade 6x Fast Read and 5x Highly Reliable SSD with TLC NAND Flash Memory for Big-Data Storage. In Proceedings of the 2015 IEEE International Solid-State Circuits Conference—(ISSCC) Digest of Technical Papers, San Francisco, CA, USA, 22–26 February 2015; pp. 140–141.
3. Kim, H.; Ahn, S.-J.; Shin, Y.G.; Lee, K.; Jung, E. Evolution of NAND flash memory: From 2D to 3D as a storage market leader. In Proceedings of the 2017 IEEE International Memory Workshop (IMW), Monterey, CA, USA, 14–17 May 2017; pp. 1–4.
4. Feng, Y.; Tang, M.; Sun, C.; Qi, Y.; Zhan, X.; Liu, J.; Zhang, J.; Wu, J.; Chen, J. Fully Flash-Based Reservoir Computing Network with Low Power and Rich States. *IEEE Trans. Electron Devices* **2023**, *70*, 4972–4975. [[CrossRef](#)]
5. Nam, K.; Park, C.; Kim, D.; Lee, S.; Lee, N.; Beak, R.H. Bidirectional Precharge and Negative Bias Scheme for Program Disturbance Suppression in 3-D NAND Flash Memory. *IEEE Trans. Electron Devices* **2023**, *70*, 6313–6317. [[CrossRef](#)]
6. Kim, S.S.; Yong, S.K.; Kim, W.; Kang, S.; Park, H.W.; Yoon, K.J.; Sheen, D.S.; Lee, S.; Hwang, C.S. Review of semiconductor flash memory devices for material and process issues. *Adv. Mater.* **2022**, *35*, 2200659. [[CrossRef](#)]
7. Goda, A. 3-D NAND technology achievements and future scaling perspectives. *IEEE Trans. Electron Devices* **2020**, *67*, 1373–1381. [[CrossRef](#)]
8. Fang, X.; Kong, Y.; Guo, Y.; Jia, M.; Zhan, X.; Li, Y.; Chen, J. Impacts of operation intervals on program disturb in 3D charge-trapping triple-level-cell (TLC) NAND flash memory. In Proceedings of the 2021 5th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), Chengdu, China, 8–11 April 2021; pp. 1–3.
9. Chang, Y.M.; Li, Y.C.; Chang, Y.H.; Kuo, T.W.; Hsieh, C.C.; Li, H.P. On relaxing page program disturbance over 3D MLC flash memory. In Proceedings of the 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, USA, 2–6 November 2015; pp. 479–486.
10. Zhang, M.; Wu, F.; Yu, Q.; Liu, W.; Wang, Y.; Xie, C. Exploiting Error Characteristic to Optimize Read Voltage for 3-D NAND Flash Memory. *IEEE Trans. Electron Devices* **2020**, *67*, 5490–5496. [[CrossRef](#)]
11. Park, J.K.; Kim, S.E. A review of cell operation algorithm for 3D NAND flash memory. *Appl. Sci.* **2022**, *12*, 10697. [[CrossRef](#)]
12. Peng, X.; Wang, F.; Kong, Y.; Jia, M.; Zhan, X.; Li, Y.; Chen, J. Impacts of lateral charge migration on data retention and read disturb in 3D charge-trap NAND flash memory. In Proceedings of the 2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT), Kunming, China, 3–6 November 2020; pp. 1–3.
13. Choi, E.-S.; Park, S.-K. Device considerations for high density and highly reliable 3D NAND flash cell in near future. In Proceedings of the 2012 International Electron Devices Meeting, San Francisco, CA, USA, 10–13 December 2012; pp. 9.4.1–9.4.4.
14. Shim, K.-S.; Choi, E.-S.; Jung, S.-W.; Kim, S.-H.; Yoo, H.-S.; Jeon, K.-S.; Joo, H.-S.; Oh, J.-S.; Jang, Y.-S.; Park, K.-J.; et al. Inherent issues and challenges of program disturbance of 3D NAND flash cell. In Proceedings of the 2012 4th IEEE International Memory Workshop, Milan, Italy, 20–23 May 2012; pp. 1–4.
15. Yoo, H.; Choi, E.-S.; Oh, J.-S.; Park, K.-J.; Jung, S.-W.; Kim, S.-H.; Shim, K.-S.; Joo, H.-S.; Jeon, K.-S.; Seo, M.-S.; et al. Modeling and optimization of the chip level program disturbance of 3D NAND flash memory. In Proceedings of the 2013 5th IEEE International Memory Workshop, Monterey, CA, USA, 26–29 May 2013; pp. 147–150.
16. Luo, Y.; Ghose, S.; Cai, Y.; Haratsch, E.F.; Mutlu, O. HeatWatch: Improving 3D NAND Flash Memory Device Reliability by Exploiting SelfRecovery and Temperature Awareness. In Proceedings of the 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), Vienna, Austria, 24–28 February 2018; pp. 504–517.
17. Wang, F.; Cao, R.; Kong, Y.; Ma, X.; Zhan, X.; Li, Y.; Chen, J. Lateral Charge Migration Induced Abnormal Read Disturb in 3D Charge-Trapping NAND Flash Memory. *Appl. Phys. Express* **2020**, *13*, 054002. [[CrossRef](#)]
18. Zhang, Y.; Jin, L.; Zou, X.; Liu, H.; Zhang, A.; Huo, Z. A novel program scheme for program disturbance optimization in 3-D NAND flash memory. *IEEE Electron Device Lett.* **2018**, *39*, 959–962. [[CrossRef](#)]
19. Caillat, C.; Beaman, K.; Bicksler, A.; Camozzi, E.; Ghilardi, T.; Huang, G.; Liu, H.; Liu, Y.; Mao, D.; Mujumdar, S.; et al. 3DNAND GIDL-assisted body biasing for erase enabling CMOS under array (CUA) architecture. In Proceedings of the 2017 IEEE International Memory Workshop (IMW), Monterey, CA, USA, 14–17 May 2017; pp. 1–4.
20. Yan, L.; Jin, L.; Zou, X.; Ai, D.; Li, D.; Zhang, A.; Wei, H.; Chen, Y.; Huo, Z. Investigation of Erase Cycling Induced TSG Vt Shift in 3D NAND Flash Memory. *IEEE Electron Device Lett.* **2018**, *40*, 21–23. [[CrossRef](#)]
21. Verreck, D.; Arreghini, A.; Bosch, G.V.D.; Furnemont, A.; Rosmeulen, M. Program charge interference and mitigation in vertically scaled single and multiple-channel 3D NAND flash memory. In Proceedings of the 2021 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Dallas, TX, USA, 27–29 September 2021; pp. 268–271.
22. Wu, D.; You, H.; Wang, X.; Zhong, S.; Sun, Q. Experimental investigation of threshold voltage temperature effect during cross-temperature write-read operations in 3-D NAND flash. *IEEE J. Electron Devices Soc.* **2020**, *9*, 22–26. [[CrossRef](#)]
23. Guo, Y.; Xie, K.; Fang, X.; Zhan, X.; Wu, J.; Chen, J. Cross-temperature Reliabilities in TLC 3D NAND Flash Memory: Characterization and Solution. In Proceedings of the 2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), Seoul, Republic of Korea, 7–10 March 2023; pp. 1–3.
24. Morgul, M.C.; Sakib, M.N.; Stan, M. Reliable Processing in Flash with High Temperature. In Proceedings of the 2021 IEEE International Integrated Reliability Workshop (IIRW), South Lake Tahoe, CA, USA, 4–28 October 2021; pp. 1–6.

25. Zambelli, C.; Crippa, L.; Micheloni, R.; Olivo, P. Cross-Temperature Effects of Program and Read Operations in 2D and 3D NAND Flash Memories. In Proceedings of the 2018 International Integrated Reliability Workshop (IIRW), South Lake Tahoe, CA, USA, 7–11 October 2018; pp. 1–4.
26. Chen, F.; Chen, B.; Lin, H.; Kong, Y.; Liu, X.; Zhan, X.; Chen, J. Temperature Impacts on Endurance and Read Disturbs in Charge-Trap 3D NAND Flash Memories. *Micromachines* **2021**, *12*, 1152. [[CrossRef](#)] [[PubMed](#)]
27. Wu, J.; Chen, J.; Jiang, X. Atomistic study of lateral charge diffusion degradation during program/erase cycling in 3-D NAND flash memory. *IEEE J. Electron Devices Soc.* **2019**, *7*, 626–631. [[CrossRef](#)]
28. Cao, R.; Wu, J.; Yang, W.; Chen, J.; Jiang, X. Program/erase cycling enhanced lateral charge diffusion in triple-level cell charge-trapping 3D NAND flash memory. In Proceedings of the 2019 IEEE International Reliability Physics Symposium (IRPS), Monterey, CA, USA, 31 March–4 April 2019; pp. 1–4.

Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.