

Review

# $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-Based Power Devices: A Concise Review

Maolin Zhang<sup>1,2</sup>, Zeng Liu<sup>1,2</sup> , Lili Yang<sup>1,2</sup>, Jiafei Yao<sup>1,2</sup>, Jing Chen<sup>1,2</sup>, Jun Zhang<sup>1,2</sup>, Wei Wei<sup>3</sup>, Yufeng Guo<sup>1,2,\*</sup> and Weihua Tang<sup>1,2,\*</sup>

<sup>1</sup> College of Integrated Circuit Science and Engineering, Nanjing University of Posts and Telecommunications, Nanjing 210023, China; zhangml5277@163.com (M.Z.); zengliu@njupt.edu.cn (Z.L.); lililiyang@njupt.edu.cn (L.Y.); jfyao@njupt.edu.cn (J.Y.); chenjing1992@njupt.edu.cn (J.C.); zhangjun1991@njupt.edu.cn (J.Z.)

<sup>2</sup> National and Local Joint Engineering Laboratory of RF Integration and Micro-Assembly Technology, Nanjing 210023, China

<sup>3</sup> College of Electronic and Optical Engineering, Nanjing University of Posts and Telecommunications, Nanjing 210023, China; weiwei@njupt.edu.cn

\* Correspondence: yfguo@njupt.edu.cn (Y.G.); whtang@njupt.edu.cn (W.T.)

**Abstract:** Ga<sub>2</sub>O<sub>3</sub> has gained intensive attention for the continuing myth of the electronics as a new-generation wide bandgap semiconductor, owing to its natural physical and chemical properties. In this review article, we selectively summarized the recent advances on the experimental and theoretical demonstration of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-based power devices, including Schottky barrier diodes and field-effect transistors, aiming for an inherent comprehending of the operating mechanisms, discussion on the obstacles to be addressed, and providing some comprehensive guidance for further developments. In the short run, Ga<sub>2</sub>O<sub>3</sub> may well be promising to lead power electronics.

**Keywords:** Ga<sub>2</sub>O<sub>3</sub>; power device; Schottky barrier diodes; field-effect transistors



**Citation:** Zhang, M.; Liu, Z.; Yang, L.; Yao, J.; Chen, J.; Zhang, J.; Wei, W.; Guo, Y.; Tang, W.  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-Based Power Devices: A Concise Review. *Crystals* **2022**, *12*, 406. <https://doi.org/10.3390/cryst12030406>

Academic Editor: M. Ajmal Khan

Received: 3 March 2022

Accepted: 15 March 2022

Published: 16 March 2022

**Publisher's Note:** MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



**Copyright:** © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

## 1. Introduction

Wide bandgap semiconductors including SiC, GaN, Ga<sub>2</sub>O<sub>3</sub>, and diamond are promised to construct the next-generation power devices [1], owing to their natural high critical breakdown electric field ( $E_{br}$ ), thin drift region, and low on-state resistance ( $R_{on}$ ) [2–4]. Among them, recently, Ga<sub>2</sub>O<sub>3</sub> has gained great attention for its high Baliga's figure of merit (BFOM), carrier mobility, dielectric constant, and critical breakdown field [5–8].


The easy availability of the Ga<sub>2</sub>O<sub>3</sub> material gives it advantages for device development from a perspective of economic cost [9]. The Ga<sub>2</sub>O<sub>3</sub> single crystal substrates can be prepared by using melting methods [10–12], and the Ga<sub>2</sub>O<sub>3</sub> thin films can be grown by the laser molecular beam epitaxy (laser-MBE) [13,14], pulsed laser deposition (PLD) [15], magnetron sputtering [16,17], metal-organic chemical vapor deposition (MOCVD) [18–21], mist-CVD [22], atomic layer deposition (ALD) [23,24], and metal-organic vapor-phase epitaxy (MOVPE) [25] techniques. In addition, the carrier concentration and the mobility for Ga<sub>2</sub>O<sub>3</sub> could be regulated by doping with shallow dopants and ion implantation [26–34].

Among the five phases of Ga<sub>2</sub>O<sub>3</sub>, beta-phase Ga<sub>2</sub>O<sub>3</sub> ( $\beta$ -Ga<sub>2</sub>O<sub>3</sub>) is the most chemically and thermally stable allotrope [35], and is extensively employed to investigate and construct electronic as well as optoelectronic devices [36–40]. The comparison of properties for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and other semiconductors is shown in Table 1. As fundamental criteria,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> has a bandgap of 4.5–4.9 eV, a critical theoretical electrical field of ~8 MV/cm [36,41], and anti-irradiation ability by high-energy particles and beams [36,42,43], catering for the requirements of power devices. Its BFOM is 8× to SiC and 4× to GaN, translating to the promised employment and desired hope to surpass the GaN and SiC (and their alloying materials) power devices [36,44], at least showing a compensation element in their comparatively mature territory.

**Table 1.** Comparison of properties for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and other semiconductors [36,39,45].

Parameters	Si	GaN	4H-SiC	Diamond	$\beta$ -Ga <sub>2</sub> O <sub>3</sub>
Bandgap $E_g$ (eV)	1.1	3.4	3.25	5.5	4.5–4.9
Relative dielectric constant $\epsilon$	11.8	9.0	9.7	5.5	10
Breakdown electric field $E_b$ (MV/cm)	0.3	3.3	2.5	10	8
Electron mobility (cm <sup>2</sup> /V s)	1500	1250	1000	2000	250–300
BFOM ( $\epsilon\mu E_b^3$ )	1	846	317	24,660	3444
JFOM ( $E_b v_{sat}$ )	1	1089	278	1110	2844

Due to the inherent high breakdown electric field,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-based power devices can sustain the same breakdown voltage rating with a thinner drift region, leading to a reduced specific on-state resistant  $R_{on,sp}$  and a lower voltage drop. Consider the DC-AC inverter as an example, Figure 1 plots the ideal power consumption of the low-doped drift region for various power devices with different voltage/current ratings. A duty cycle of 50% is assumed and the bipolar carrier transport is excluded.  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power devices exhibit a more significant reduction than Si, 4H-SiC, and GaN devices at a greater voltage/current rating, indicating that  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is suitable for high-power applications such as train traction and electricity transmission.

**Figure 1.** Comparison between the ideal power consumption of low-doped drift region for various power devices with different voltage/current ratings.

In the last decade,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-based power devices, including field-effect transistors (FETs) and Schottky barrier diodes (SBDs), have been extensively investigated. Crystal quality, process optimization, and device structural engineering are keys to presenting a satisfying performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices. Crystal growth and process review can be found in other places [46–48], and thus this paper mainly focuses on structural innovations and their physical insights. In the following sections, we summarize the recent state-of-the-art progress of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBDs and FETs according to their technical characteristics and show some discussions and opinions.

## 2. Schottky Barrier Diode

Schottky barrier diodes (SBDs) are a core component in rectifying switches. Based on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> materials, some device structures and technologies are using blending in their power devices for facilitating the progress of corresponding devices [49–64]. In this section, we introduce the advances of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-based SBDs. The rectify mechanism of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD is straightforward: the substrate is depleted, and the barrier is thus formed due to the work function difference between the Schottky metal and the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate. Ideally, SBD devices are governed by the thermionic emission (TE) theory as follows:

$$I = I_0 \left[ \exp \left( \frac{qV}{nkT} - 1 \right) \right], \quad (1)$$

$$I_0 = AA^*T^2 \exp \left( -\frac{q\phi_b}{kT} \right), \quad (2)$$

$$\phi_b = \frac{kT}{q} \ln \left( \frac{AA^*T^2}{I_0} \right), \quad (3)$$

$$A^* = \frac{4\pi qm^*k^2}{h^3}, \quad (4)$$


where  $I_0$  is the reverse saturation current,  $q$  is the electron charge ( $1.6 \times 10^{-19}$  C),  $n$  is the ideality factor,  $k$  is the Boltzmann constant ( $1.38 \times 10^{-23}$  J/K),  $T$  is the temperature,  $A$  is the contacted area for metal electrode and semiconductor,  $\phi_b$  is the Schottky barrier height (SBH),  $A^*$  is the Richardson constant, and  $m^*$  is the effective mass of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>.  $m^*$  is considered to be  $0.324m_0$ , where  $m_0$  is the mass of the free electron. For  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>,  $A^*$  is estimated to be  $\sim 41$  A/cm<sup>2</sup> K<sup>2</sup> [65,66].

### 2.1. Optimization for Schottky Barrier Height

One could learn from the TE model that the  $\phi_b$  plays a vital role in the carrier transport of SBDs as it determines the built-in potential  $V_{bi}$ , forward voltage drop, and reverse leakage current. The understand of  $\phi_b$  regulation is important to the performance tuning of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBDs. Various factors such as the Schottky metal, surface treatment, and surface orientations have shown impacts on the  $\phi_b$  [67–76]. In 2013, a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD was fabricated on a (010) unintentionally doped substrate [67]. Ti/Au and Pt/Au were deposited on each side of the substrate to form the ohmic and Schottky contact, respectively. The barrier height was measured to be 1.52 eV according to the C-V test. Due to the high-quality  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate and the relatively large barrier height, the reverse leakage current was less than  $10^{-8}$  A/cm<sup>2</sup> and the ideality factor was estimated to be 1.04–1.06.

The study of Ni/Au  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD revealed the impacts of anode metal on the  $\phi_b$  [69]. The  $V_{bi}$  of the Ni/Au  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD is significantly decreased in comparison with other SBDs, indicating a reduced Schottky barrier height. In addition, in our previous work, a Ni/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/Ti SBD was demonstrated [76]. The  $\phi_b$  was calculated to be 0.93 eV and the  $V_{bi}$  was 0.52 V based on the J-V curve. The device diagram of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD with different anode metals can be found in Figure 2a. Recently, a double-barrier  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD was proposed to reduce the turn-on voltage as well as the leakage current, shown in Figure 2b [75]. The Schottky contact consists of relatively low work function Ni and high work function metal PtO<sub>x</sub>. The ratio of Ni and PtO<sub>x</sub> showed effects on the trade-off between the turn-on voltage and the current density. The optimal ratio of Ni:PtO<sub>x</sub> = 75:150 was obtained to achieve a competitive leakage current and a low turn-on voltage.

Evidence also shows that the highly asymmetric crystal structure of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> might introduce the anisotropic Schottky property. Researchers examined the surface properties of (010) and ( $\bar{2}$ 01) Sn-doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrates through X-ray photoelectron spectroscopy (XPS) measurements [70]. It is found that the surface barrier height of the ( $\bar{2}$ 01) substrate was 1.14 eV, whereas the (010) surface exhibited a barrier height of 1.63 eV. The existence of the surface barrier is due to the negatively charged surface states and the defects, which contribute to the difficulties in forming ohmic contact. Further, SBDs were fabricated on the (010) and ( $\bar{2}$ 01) substrates with extracted  $\phi_b$  being 1.05 eV and 1.20 eV, respectively. The difference of  $\phi_b$  can be well explained by the XPS results.



**Figure 2.** (a) Device diagram of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD with different anode metals. (b) Device diagram of the double-barrier  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>.

As surface state is a major reason for the surface band bending, surface treatment could be beneficial to the barrier height modulation. It is reported that a CF<sub>4</sub> plasma treatment can reduce the leakage current of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBDs [77]. Ti/Al/Au was deposited on the backside of the sample, and the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate was then sent into a reactive ion etch (RIE) system for a low-power CF<sub>4</sub>-plasma treatment. Subsequently, Ni/Au metal was deposited on the sample to form the Schottky contact. A Schottky barrier height of 1.31 eV was obtained by adopting the F-plasma treatment, while the untreated SBD exhibited a  $\phi_b$  of 1.18 eV. XPS measurement indicated that the insulating GaF<sub>x</sub> was introduced and Si dopants near the surface region were removed after the F-plasma treatment. Consequently, the surface Fermi level shifted toward the valence band by ~0.14 eV, leading to the increase of  $\phi_b$  and the four times order reduction in the reverse leakage current.

The interfacial layer can be also utilized to modulate the  $\phi_b$ . He et al. introduced the aluminum oxide interfacial layer between the Schottky contact and the semiconductor surface [78]. Three types of devices were investigated, namely the Al-reacted interfacial layer case, ALD Al<sub>2</sub>O<sub>3</sub> case, and abrupt metal–semiconductor–Schottky barrier case. The insertion of the oxide interfacial layer presented major impact on the Schottky barrier height. A lower subthreshold slope (SS) was achieved by using the Al-reacted interfacial layer. On the other hand, the ALD Al<sub>2</sub>O<sub>3</sub> sample exhibited a much greater SS of ~200 mV/Dec due to the fixed charge resulting from the O-dangling bonds.


For power electronics, the forward voltage drop and the leakage current are often found to be contradictory. As for the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD, a lower  $\phi_b$  would lead to a reduced forward voltage drop and a consequently decreased on-state power dissipation. However, the leakage current surges with a reduced  $\phi_b$ , and thus the off-state power consumption increases. It is necessary to adjust the  $\phi_b$  according to the application. Based on the above-mentioned techniques, the variation of the  $\phi_b$  can be achieved and more precise regulations will soon be available.

## 2.2. Reduction of the Interface Electric Field

As  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD is designed to withstand a higher reverse voltage than the Si as well as SiC counterparts, the electric field at the Schottky contact interface and the band bending throughout the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate would be significant. As a result, the image force lowering (IFL) as well as the barrier width reduction become prominent, and thus the leakage current surges [79]. A Ni-contact  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD on (201) Sn-doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrates was fabricated to eliminate the edge leakage current and improve the Schottky interface quality [79]. The reverse J-V curve was well fitted by their numerical model considering the thermionic field emission (TFE), TE, IFL and doping effects, as shown in Figure 3a. It is evident that the tunneling, i.e., the TFE or the field emission (FE), is the main

conduction process at a high electric field scenario. Hence, the leakage current increases rapidly with the rise of surface electric field.


Due to the significant FE and the TFE current in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD, it is thus necessary to reduce the electric field strength at the Schottky contact/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> interface. To date, the most popular method is to introduce the trench structure into the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD [80–87]. The device structure of the trench SBD is plotted in Figure 3b [81]. As the reverse voltage increases, the leakage current rises rapidly and coincides with the TFE model. The trench SBD, however, exhibits a much lower leakage current and a higher breakdown voltage, which may be attributed to the introduction of an extra electric field peak at the trench corner and the reduction of surface electric field strength.



**Figure 3.** (a) Comparison of physical models for the calibration of reverse leakage current. Reprinted from [79], with the permission of AIP Publishing. (b) Device diagram of the trench  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD. Reprinted from [81], with the permission of AIP Publishing.


### 2.3. Suppression of the Edge Electric Field

It is also confirmed that a peak electric field exists at the Schottky contact edge and often causes the premature breakdown [88–90]. To suppress this unexpected electric field peak, various structural designs have been proposed [91–106]. Field plates are widely used in commercial power devices and have also been introduced into the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD [97]. The structure of the field plate SBD can be found in Figure 4. An on-state resistance of 5.1 m $\Omega$ /cm<sup>2</sup> and a breakdown voltage of 1076 V were measured. Simulation results showed that the breakdown electric field under the anode foot edge was 5.1 MV/cm and was greater than the theoretical  $E_{br}$  of SiC and GaN, confirming the potential of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> in power electronics.



**Figure 4.** Device diagrams of SBD with field plates. Reprinted from [97], with the permission of AIP Publishing.


A bevel field-plated  $\beta\text{-Ga}_2\text{O}_3$  SBD can further reduce the peak electric field at the contact edge and improve the breakdown performance, as shown in Figure 5 [100]. The beveled trench can be introduced by  $\text{BCl}_3$  dry etching. The  $\beta\text{-Ga}_2\text{O}_3$  SBD with the beveled field plate showed a breakdown voltage of 190 V, while that of planar SBD was measured to be 138 V. The 2D numerical results indicated that peak electric field at the contact foot edge was reduced by adopting the field plate and thus the breakdown performance was improved. It is worth noting that a small angle trench is more effective in GaN vertical diode for improving the electric field profile at the anode edge [107]. Similar conclusions may also apply to  $\beta\text{-Ga}_2\text{O}_3$  SBDs. To verify this, the vertical  $\beta\text{-Ga}_2\text{O}_3$  SBDs with small-angle beveled field plates were fabricated [102]. The beveled field plate structure shows an angle of  $\sim 45^\circ$  and the small-angle plate features a  $\sim 1^\circ$  beveled field plate. The small, titled angle was formed by PECVD- $\text{SiO}_2$ /spin-on-glass (SOG) deposition and wet etch, and the following is the RIE dry etching. Compared with the beveled field plate, a small-angle beveled field plate can reduce the electric field peak by 50%. Consequently, the small-angle configuration exhibited the highest breakdown voltage of  $\sim 1100$  V and that of the bevel field-plated SBD was measured to be  $\sim 650$  V. However, the small-angle field plate would increase the cell area and further investigation on the tilt angle is expected.



**Figure 5.** Device diagrams of SBD with beveled field plate.

More recently, a trench SBD with the dual field plate has been proposed [103]. The trench SBD has the greatest on-state resistance in comparison with the mesa SBD and conventional SBD due to the sidewall depletion. Meanwhile, leakage current is significantly depressed by utilizing the trench architecture. Consequently, the trench SBD with field plate showed a  $R_{\text{on,sp}}$  of  $8.8 \text{ m}\Omega\cdot\text{cm}^2$  and a breakdown voltage of 2.89 kV, featuring a corresponding power figure of merit (FOM) of  $0.95 \text{ GW}/\text{cm}^2$ .

Apart from the field plates, edge termination has also been proven to be effective in optimizing the electric field profile along the Schottky edge. The structure of  $\beta\text{-Ga}_2\text{O}_3$  SBD with edge terminations is shown in Figure 6. Recently, a vertical  $\beta\text{-Ga}_2\text{O}_3$  SBD with Mg-implanted edge termination was fabricated [91]. Triple Mg implantations were carried out with energy/concentration of  $50 \text{ keV}/1.4 \times 10^{14} \text{ cm}^{-2}$ ,  $125 \text{ keV}/2 \times 10^{14} \text{ cm}^{-2}$ , and  $250 \text{ keV}/9.8 \times 10^{14} \text{ cm}^{-2}$ , respectively. The introduction of Mg-implanted edge termination resulted in the breakdown voltage increase from 500 V to 1550 V. The Schottky barrier height and ideality factor were extracted to be 1.02 eV and 1.05, respectively. It is also observed from the simulation results that Mg-implanted edge termination can effectively relieve the electric field crowding effect by reducing the peak value from  $10.2 \text{ MV}/\text{cm}$  to  $6.8 \text{ MV}/\text{cm}$ . Since the implantation mainly occurs at the contact periphery, the ion-implanted edge termination technique would result in minimal impacts on the forward performance and thus could present potential in high-power  $\beta\text{-Ga}_2\text{O}_3$  rectifiers.



**Figure 6.** Device diagram of  $\beta\text{-Ga}_2\text{O}_3$  SBD with edge terminations.

The Ar-implanted edge termination is also effective for edge field reduction [93]. The electric field strength at the anode periphery was reduced from 6.5 MV/cm to 4.5 MV/cm with a reverse voltage of 250 V; thus, a breakdown voltage increase of 134 V was obtained by using the Ar implantation. Zhang et al. further studied the impact of He- and Mg-implanted edge terminations [95]. It is shown that the introduction of He and Mg edge termination can enhance the breakdown voltage from 0.5 to 1.0 kV and 1.5 kV, respectively.

Additionally, thermally oxidized termination has been proved to be beneficial for enhancing the off-state performance of  $\beta\text{-Ga}_2\text{O}_3$  SBDs. A thermal oxidation edge termination  $\beta\text{-Ga}_2\text{O}_3$  rectifier has been demonstrated by annealing at high temperature in  $\text{O}_2$  ambient for 30 min [94]. The C-V test showed that the electron concentration was reduced after the thermal oxidation, mostly because of the passivation of oxygen vacancies and the oxidation of donor impurities. The simulated profile indicated that the thermal oxidation can lower the peak electric field, resulting in a breakdown voltage of 940 V and a FOM of 295 MW/cm<sup>2</sup>. Detail physical insights of thermal oxidization on the electron concentration can be further studied. In addition, Wei et al. proposed a compound termination  $\beta\text{-Ga}_2\text{O}_3$  SBD. The edge termination consists of thermal oxidation [96], 20 nm  $\text{SiO}_2$ , 300 nm  $\text{SiN}_x$ , and air space. The air space is designed to reduce the  $\text{SiO}_2/\beta\text{-Ga}_2\text{O}_3$  interface state. Breakdown voltage is improved from 145 V to 400 V by utilizing the compound termination.

Due to the absence of practical *p*-type doping in  $\beta\text{-Ga}_2\text{O}_3$ , floating guard rings and junction termination extension that have been applied in Si and SiC SBDs are challenging to realize in  $\beta\text{-Ga}_2\text{O}_3$  SBDs. To avoid this issue,  $\beta\text{-Ga}_2\text{O}_3$  SBDs with a guard ring formed by nitrogen ion implantation were fabricated in the work [105]. In addition, guard ring rectifiers incorporated with field plates were also demonstrated. Forward characteristics of studied structures were similar while the guard ring and field plate  $\beta\text{-Ga}_2\text{O}_3$  SBD presented the greatest breakdown voltage. Note that the introduction of the guard ring resulted in a breakdown voltage increase of less than 100 V, indicating that further optimization is necessary, and *p*-type doping to enhance the floating guard ring performance is required.


Recently, the effect of *p*-type III-nitride guard ring on breakdown characteristics has been theoretically investigated [106]. It was found that guard ring with nonpolar graded *p*-AlGa<sub>x</sub>N showed the optimal electric field profile and the greatest breakdown voltage, thus providing an optional approach in achieving the *p-n* junction. Although the *p*-type doping is not yet unavailable and not likely to be for a long time, the adoption of heterojunction may be a feasible approach and requires extensive research.

Similar results can be found in another work [80]. The effect of the fin/trench width on the electric field profile was detailed in this study. The surface electric field is suppressed, while the trench corner introduces an extra electric field peak. Meanwhile, the leakage current of the trench SBD reduced as the fin width decreased. This reveals that the fin width could affect the surface electric field profile as well as the tunneling process. In fact, the conventional SBD exhibited a triangle-shaped profile, and thus the maximum

electric field is located at the Schottky interface. The trench SBD, however, showed more uniform distribution, and the interface electric field was reduced with a lower fin width. It is worth noting that the extra electric field peak at the trench corner indicates that a relatively great potential difference is applied on the dielectric layer, and thus the reliability of such structure needs further verification and optimization.

#### 2.4. Thermal Consideration

The thermal issue is critical for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power devices because of the low thermal conductivity [108–113]. For  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBDs, an elevated temperature can increase the reverse current and thus deteriorates the off-state power consumption. However, the effect of temperature on the forward characteristics is currently under debate. Wang et al. investigated the performance of bevel-field-plated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBDs at various temperatures [110]. It is found that the Schottky barrier height is increased with a greater operating temperature, which could be attributed to the inhomogeneity of barrier height. The turn-on voltage decreases as the temperature rises, which is in accordance with other reported results. As shown in Figure 7, the forward current, as well as the on-state differential resistance, were degraded with a higher operating temperature, mainly resulting from the degenerated mobility. On the contrary, Reddy et al. reported a positive temperature coefficient of forward current [111]. The reduced on-state resistance is believed to be introduced by the lowered Schottky barrier height at an elevated temperature. In addition, the enhanced donor ionization could be also beneficial to the on-state current by increasing the operating temperature. Nevertheless, the operation temperature should be reduced, and the reverse leakage current should be minimal since  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD is expected to sustain a higher reverse voltage than SiC- and GaN-based SBDs.




**Figure 7.** Impact of the temperature on the forward characteristics of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD. Reprinted from [110], with the permission of AIP Publishing.

To reveal the source of self-heating effect in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD, Chatterjee et al. investigated the heat generation process by utilizing various optical thermography approaches such as thermoreflectance thermal imaging, micro-Raman thermography, and infrared thermal microscopy [109]. It was shown that a significant part of heat was generated from the anode–substrate interface, and the Joule heating from the drift region is inevitable. Hence, it is recommended that a top-side cooling or flip-chip method can be effective for relieving the thermal issue of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBDs. For this reason, high-performance packaging technology is critical for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBDs [113]. Despite the low thermal conductivity of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, the bottom-side cooling SBD showed a similar surge current capability to the commercial SiC SBD. Furthermore, the double-side cooling architecture showed an even superior performance in comparison with SiC SBDs. Based on the results, we believe that thermal concerns can be neglected in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBDs by using advanced packaging and possible foreign substrate integration.



### 3. Field-Effect Transistors

$\beta$ -Ga<sub>2</sub>O<sub>3</sub> field-effect transistors (FETs), including bulk/epitaxy FETs [114–135] and nanomembrane FETs [136–161], are fundamental in the next generation  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-based power converters and systems.  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs evaluate the on-state resistance  $R_{on}$  as well as the breakdown voltage  $V_b$ . Since the first practical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET was fabricated, various techniques and structural engineering have been reported to improve the electrical performances of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power FETs. At the initial stage,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power FETs were grown on the Sn-doped Ga<sub>2</sub>O<sub>3</sub> epitaxy layer with uniform  $n$ -type doping throughout the active region [114], as shown in Figure 8a. The measured  $V_b$  was 257 V with a gate-to-drain distance of 8  $\mu$ m. As a result, the average longitudinal electric field was only 0.3 MV/cm in the drift region, which is far lower than the predicted value of 8 MV/cm by first principles calculations. In addition, the on-state current  $I_{on}$  was  $\sim$ 13 mA/mm with a gate overdrive voltage  $V_{on}$  of 10 V, giving a maximum transconductance  $g_m$  of 2.8 mS/mm. The specific on-state resistance  $R_{on,sp}$  was 0.3  $\Omega \cdot \text{cm}^2$ , which is two orders of magnitude higher than the ideal value. Clearly, to improve the performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power FETs, more effort is required.



**Figure 8.** Device diagram of (a)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET and (b)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with Al<sub>2</sub>O<sub>3</sub> gate dielectric. Reprinted from [114,115], with the permission of AIP Publishing.

In the past few years, numerous innovations have been implemented to reduce the  $R_{on}$  and improve the  $V_b$  of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power FETs. As the early devices were basically lateral FETs with depletion mode, and the enhancement-mode (E-mode) operation and the vertical architecture were subsequently released. This section will be organized according to the above content.

#### 3.1. $R_{on}$ Reduction

In terms of the reduction of  $R_{on}$ , high-quality ohmic contact of the source/drain (S/D) region as well as the carrier transport with high mobility are necessary. In addition, high electron mobility transistors (HEMTs) and the suppression of the self-heating effect (SHE) are also feasible approaches.

##### 3.1.1. Ohmic Contact

High doping concentration is a common method to achieve ohmic contacts. To introduce the ohmic contact, Higashiwaki et al. proposed  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power metal oxide semiconductor field-effect transistors (MOSFET) with Al<sub>2</sub>O<sub>3</sub> as the gate dielectric [115], as shown in Figure 8b. A heavily doped S/D region is formed by the Si ion implantation, followed by the S/D contact anneal in N<sub>2</sub> to further reduce the contact resistance. As a result, the measured contact resistance was reduced to  $8.1 \times 10^{-6} \Omega \cdot \text{cm}^2$ . The fabricated MOSFET showed a breakdown voltage of 370 V and a reduced on-state resistance of 75 m $\Omega \cdot \text{cm}^2$ . The spin-on-glass (SOG) doping was also utilized to realize low-resistance ohmic contacts. The cost of the SOG doping is significantly lower than the ion implantation since an ion implanter is not required [123]. The extracted specific contact resistivity was measured to

be  $2.1 \pm 1.4 \times 10^{-5} \Omega\text{-cm}^2$ , and the peak  $g_m$  of the fabricated  $\beta\text{-Ga}_2\text{O}_3$  power MOSFET was 1.23 mS/mm.

### 3.1.2. Channel Doping

In the early stage, the doping of the channel region was formed by molecular beam epitaxy (MBE) homoepitaxial  $\text{Ga}_2\text{O}_3$  growth with Sn as its dopants [114,115]. However, the in situ Sn doping was considered to be inefficient because of the Sn segregation during the MBE growth [162]. To address this issue, the Si implantation was developed to form the  $n$ -type doping channel region. Nevertheless, the simple replacement of the Sn dopants to Si would lead to the Fe out diffusion into the channel region, resulting in the decreased channel doping. A Si-doped channel with a resistive buffer layer was proposed to reduce the parasitic conduction [119]. The channel region was defined by Si ion implantation with a doping concentration of  $3 \times 10^{17} \text{ cm}^{-3}$ . The channel thickness was 0.3  $\mu\text{m}$ , and thus the UID layer under the channel would protect the substrate from implantation damage as well as the Fe out diffusion. Note that the UID layer could introduce a parasitic conduction path at the substrate/UID interface providing that a post-processing is absent. While the UID layer was deposited on the substrate, ozone/oxygen and the residual Si would form the thermally unstable silicon monoxide (SiO). It was found that the SiO can be desorbed after annealing, and the leakage current was thus reduced from  $>10 \text{ mA/mm}$  to  $<1 \text{ nA/mm}$ . The maximum measured field mobility was  $105 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , and an anisotropy mobility was found, which is consistent with the theoretical calculations.


In addition to Sn and Si dopants, Ge dopant was considered to be an alternative because of its comparable atomic radius to Sn and a better match than Si. A Ge-doped  $\beta\text{-Ga}_2\text{O}_3$  MOSFET on a (010) Fe-doped semi-insulating substrate was fabricated and studied [121]. The device showed a reasonable performance with  $I_{\text{on}}/I_{\text{off}} > 10^8$ ,  $I_{\text{on}} > 75 \text{ mA/mm}$ , and a maximum mobility of  $111 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ .

### 3.1.3. $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3/\beta\text{-Ga}_2\text{O}_3$ Heterostructures

Numerous works have reported that the carrier mobility in bulk  $\beta\text{-Ga}_2\text{O}_3$  channel is in the range of 100–150  $\text{cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , which is significantly lower than that of the GaN (1250  $\text{cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ) and 4H-SiC (1000  $\text{cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ) [48]. However, theoretical calculations have demonstrated up to 1000  $\text{cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  2D electron gas (2DEG) mobility in  $\beta\text{-Ga}_2\text{O}_3$  heterostructures due to the screening of impurity scattering [163]. As  $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3/\beta\text{-Ga}_2\text{O}_3$  heterostructures have been successfully fabricated, the  $\beta\text{-Ga}_2\text{O}_3$  HEMT incorporated with the modulation doping or delta doping is expected to greatly improve the electron mobility as well as its current driving capability [164–171].

Krishnamoorthy et al. reported on a  $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3/\beta\text{-Ga}_2\text{O}_3$  FET with delta Si doping in the  $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3$  layer [165]. The epitaxial structure is shown in Figure 9a. The heteroepitaxial structure was conducted by the oxygen plasma-assisted MBE and the delta doping was achieved through the pulsed doping approach. 2DEG with a sheet charge of  $5 \times 10^{12} \text{ cm}^{-2}$  was obtained. The measured on-state current was 5.5 mA/mm, and the extracted maximum transconductance was 1.75 mS/mm. The mobility reported in this work was  $74 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  and thus needs further improvement in comparison with the predicted value. In addition, the  $I_{\text{on}}/I_{\text{off}}$  ratio of the device was  $10^5$ , which could be attributed to the parasitic conduction at the buffer/substrate interface.

Researchers have also adopted Ge as the  $n$ -type dopant to fabricate the  $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3/\beta\text{-Ga}_2\text{O}_3$  HEMT [164]. The heterostructure was grown by using the plasma-assisted MBE as well, but the Ga polishing was introduced before the epitaxial growth. The details of the Ga polishing can be found in [172]. As a result, the rms surface roughness of the substrate was significantly reduced from  $>5 \text{ nm}$  to 0.37 nm. More importantly, the Ga-polishing process could effectively decrease the unintentionally doped Si and Ge at the substrate surface by five times. Measured I-V characteristics showed that the  $I_{\text{on}}/I_{\text{off}}$  was up to  $10^9$  and a maximum transconductance of 4 mS/mm was obtained.



**Figure 9.** (a) Device diagram of  $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3/\beta\text{-Ga}_2\text{O}_3$  FET with delta Si doping in the  $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3$  layer. (b)  $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3/\beta\text{-Ga}_2\text{O}_3$  FET with double channel.


To further reduce the on-state resistance, a  $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3/\beta\text{-Ga}_2\text{O}_3$  HEMT with double heterostructures was proposed [166], as shown in Figure 9b. The dual-heterojunction can be clearly observed with a 3 nm  $\beta\text{-Ga}_2\text{O}_3$  layer between the  $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3$  barriers. Two channels are introduced and located at the  $\beta\text{-Ga}_2\text{O}_3$  quantum well and the  $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3/\text{UID Ga}_2\text{O}_3$  interface, respectively. By varying the doping levels in the top  $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3$  barriers, a parasitic channel was introduced, and the charge density of the major channel was improved. However, this could also lead to a reduced 2DEG mobility in the  $\beta\text{-Ga}_2\text{O}_3$  quantum well due to the impurity scattering. Nevertheless, the fabricated device shows superior performances with a peak transconductance of 39 mS/mm and a maximum  $I_{\text{on}}$  of 257 mA/mm. The measured hall mobility was  $123\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$ , and the average breakdown electric field was 3.2 MV/cm. Just recently, Kalarickal et al. demonstrated a double heterojunction  $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3/\beta\text{-Ga}_2\text{O}_3$  HEMT with a composite gate dielectric stack consisting of a low- $k$  layer ( $\text{Al}_2\text{O}_3$ ) and a high- $k$  dielectric layer ( $\text{BaTiO}_3$ ) [171]. The device exhibited a mobility of  $85\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$  and an average breakdown electric field of 5.7 MV/cm, showing its potential for high-power and high-frequency device applications. In addition, a normally off AlN/ $\beta\text{-Ga}_2\text{O}_3$  FET was demonstrated, where the 2DEG was introduced by the polarization effects at the AlN/ $\beta\text{-Ga}_2\text{O}_3$  interface [169]. The device was examined through a TCAD simulation and showed promising performance. Further experimental verifications are needed to study the polarization effects.

### 3.1.4. Thermal Management

Power devices with high voltage and high current would introduce significant Joule heating, and thus the thermal conductivity of the constituent material is vital. Typically, the raised channel temperature would lead to a decreased mobility and an increased on-state resistance, which in turn amplifies the lattice temperature. Since  $\beta\text{-Ga}_2\text{O}_3$  shows only  $<30\text{ W/mK}$  thermal conductivity, the SHE would be devastating to the  $\beta\text{-Ga}_2\text{O}_3$  power FETs [173–193]. The channel temperature in  $\beta\text{-Ga}_2\text{O}_3$  MOSFET has been evaluated by electrical measurements [173]. Results indicated that the SHE is the main reason for the premature saturation of drain current, and a 50% decrease in the maximum on-state current was observed. Therefore, aggressive thermal management should be implemented to improve the current driving capacity as well as the reliability of the  $\beta\text{-Ga}_2\text{O}_3$  power MOSFET.

Heterogeneous integration of the high thermal conductivity substrate and the  $\beta\text{-Ga}_2\text{O}_3$  epitaxial layer could be an effective approach to reduce the impacts of the SHE. The device diagram of  $\beta\text{-Ga}_2\text{O}_3$  FET fabricated on a heterogeneous substrate is shown in Figure 10. Russell et al. studied the integration of  $\beta\text{-Ga}_2\text{O}_3$  on the 4H-SiC substrate [174]. The simulation results predicted a lattice temperature reduction of 68 degrees and a 19% on-state current improvement. However, the heteroepitaxy growth remains a major challenge [194–196].

Furthermore, a wafer scale heterogeneous integration of  $\beta\text{-Ga}_2\text{O}_3$  power MOSFET on SiC and Si substrates was proposed [184]. The heterointegration was realized by the wafer bonding with ion cutting. As the ambient temperature was increased from 300 K to 500 K, the on-state resistance of the  $\beta\text{-Ga}_2\text{O}_3$  power MOSFET on the SiC or Si substrate showed only a 14% increment, while the  $\beta\text{-Ga}_2\text{O}_3$  device without thermal management exhibited 117%  $R_{\text{on}}$  degradation. Therefore, heterointegration would be a promising way to overcome the shortage of the low thermal conductivity of  $\beta\text{-Ga}_2\text{O}_3$ .



**Figure 10.** Device diagram of  $\beta\text{-Ga}_2\text{O}_3$  FET fabricated on a heterogeneous substrate.


More aggressive heat dissipation engineering is required for  $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3/\beta\text{-Ga}_2\text{O}_3$  HEMT since  $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3$  exhibits even lower thermal conductivity than  $\beta\text{-Ga}_2\text{O}_3$ . Chatterjee et al. have theoretically investigated a feasible approach to reduce the SHE in  $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3/\beta\text{-Ga}_2\text{O}_3$  HEMT [186]. The flip-chip or the double-sided method can be achieved by using the native or non-native substrate. The double-sided and the flip-chip schemes are more effective than the hetero substrates, indicating that the main thermal pathway is from the electrodes rather than the substrate. Besides, the simulation results also verified the thermal performance of double-sided cooling with nanocrystalline diamond covering the top and bottom sides of HEMTs. A maximum power-handling capability of 10 W/mm can be achieved by this method, highlighting the potential of thermal management in  $\beta\text{-Ga}_2\text{O}_3$  power devices. In the near future, advanced thermal solutions such as mini channel heat sinks and integration of heat spreaders with high thermal conductivity could eliminate the robustness concerns of  $\beta\text{-Ga}_2\text{O}_3$  devices.

### 3.2. Improvement for the Breakdown Voltage

In terms of the improvement in breakdown voltage, various techniques have been developed and significant enhancements have been achieved. Numerous researchers have shown that, for lateral power devices, the peak electric field is mainly located at the drain side of the gate edge, indicating that this location could be the most vulnerable area under a high drain voltage [147,151,159,197–199]. In order to improve the breakdown performance, i.e., increase the breakdown voltage, the peak electric field needs to be reduced. The optimization of the device structure could change the charge distribution, and thus the electric field profile can be varied. Currently, field plates have been widely used in  $\beta\text{-Ga}_2\text{O}_3$  FETs, and more cutting edge techniques, such as variation of lateral doping (VLD) and charge balancing, are in development.

The basic diagram of the  $\beta\text{-Ga}_2\text{O}_3$  FET with field plates is illustrated in Figure 11a. The gate-connected field plate  $\beta\text{-Ga}_2\text{O}_3$  MOSFET was demonstrated by Wong et al. [197] The device was fabricated on a Fe-doped semi-insulating  $\beta\text{-Ga}_2\text{O}_3$  (010) substrate and a UID epitaxial layer. The channel and the S/D region concentration were regulated by ion implantation. The field plate was introduced after the formation of the deposition for the  $\text{SiO}_2$  passivation and the gate electrode. Measurement results showed a breakdown voltage of 755 V with a gate–drain separation of 15  $\mu\text{m}$ , presenting a >80% improvement in breakdown

voltage compared to their previous work [115]. Meanwhile, the peak transconductance was 3.4 mS/mm and the  $I_{on}/I_{off}$  reached  $10^9$ .



**Figure 11.** Device structure of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET with (a) gate/source field plate and (b) VLD technique.

Due to the nature of the high breakdown electric field for the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, the breakdown could occur in the passivation layer before the channel breakdown. The breakdown within the passivation layer is irreversible and is unexpected, especially for field plate FETs with a shorter gate-to-drain distance. To avoid this issue, passivation engineering for the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET was extensively investigated. The  $\epsilon_p \times E_{bp}$  is used to evaluate the breakdown characteristics of the passivation material, where  $\epsilon_p$  and  $E_{bp}$  are the dielectric constant and the critical electric field, respectively. Al<sub>2</sub>O<sub>3</sub>, SiO<sub>2</sub>, SiN<sub>x</sub>, and polymers were utilized to improve the breakdown performance of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET [167]. Al<sub>2</sub>O<sub>3</sub> exhibits a satisfying figure of merit of 69.4 MV/cm and is suitable for the passivation of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET. In the early stage, Al<sub>2</sub>O<sub>3</sub> was deposited by atomic layer deposition to form the gate dielectric as well as the channel passivation [115]. However, the deposition speed is difficult to meet the requirements of thick passivation films. SiO<sub>2</sub> deposited by PECVD shows high film quality and high deposition speed [197]. In addition, a figure of merit of 39 MV/cm suggests that it is suitable for the passivation layer. Further, SiN<sub>x</sub> passivation with a figure of merit of 75 MV/cm was introduced to improve the breakdown characteristics of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FET. A breakdown voltage of 1.37 kV for a gate-to-drain distance of 16  $\mu$ m was obtained [167]. Recently, the in situ epitaxial passivation has been introduced by using the UID  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> [200]. The in situ passivation is expected to perform greater electric characteristics than the ex situ due to the improved interfacial properties, which are verified by its enhanced breakdown voltage. In addition, a SU-8 passivation layer was introduced to avoid air arcing and to maximize the breakdown voltage [201]. The SU-8 passivation was formed by coating and baking process after the gate-connected field plate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET was fabricated. The device without SU-8 passivation showed a breakdown voltage of 2.7 kV, while the use of the SU-8 passivation improved the breakdown voltage up to 6.7 kV. Therefore, for extremely high-voltage applications, the passivation engineering needs further research.


In addition to the gate field plates, source-connected field plates would also be an effective approach to suppress the peak electric field [199,202,203]. Lv et al. proposed a source field-plated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET [202]. The fabrication of the source field plate is similar to that of the gate field plate, where the pattern of the field plate was realigned to the source contact rather than the gate contact. The breakdown voltage was increased from 260 V to 480 V with a source-to-drain distance of 11  $\mu$ m after introducing the source field plate. Simulation results showed that the electric field peak at the gate edge was reduced by nearly 30% due to the secondary electric field peak introduced by the source field plate. Most importantly, the proposed device realized a BFOM of 50.4 MW/cm<sup>2</sup>, highlighting the potential of the field plate techniques. Furthermore, by incorporating the source-

connected and the T-shape gate-connected field plates, a lateral  $\beta\text{-Ga}_2\text{O}_3$  with a BFOM of  $277\text{ MW/cm}^2$  was achieved [204]. The  $V_b$  and the  $R_{on}$  of the proposed device with a gate-to-drain distance of  $4.8\ \mu\text{m}$  were measured to be  $1.4\text{ kV}$  and  $46.2\text{ m}\Omega\cdot\text{cm}^2$ , respectively. Simulation results also indicated that the peak electric field in the SiN passivation layer was two times higher than the channel layer, indicating that the breakdown happens in the SiN layer and optimization could be conducted in the future.

Recently, the performance of the double source-connected field plates  $\beta\text{-Ga}_2\text{O}_3$  MOSFET has been investigated [205]. The double source field plate would reduce the electric field peak at the drain side of the field plate edge, thus minimizing the impact of an unoptimized field plate on the breakdown performance. The breakdown voltage of the double field plate MOSFET was measured to be  $2440\text{ V}$ , while the single field plate MOSFET only exhibited a breakdown voltage of  $1230\text{ V}$ .

VLD is also a promising approach to optimize the electric field profile since the potential distribution governed by Poisson equation can be altered through the varying of the channel concentration distribution [206–208]. Zhou et al. investigated the performance improvement of VLD  $\beta\text{-Ga}_2\text{O}_3$  MOSFET by numerical methods [209]. The device diagram can be found in Figure 11b. The doping concentration has a minimum value of  $1 \times 10^{16}\text{ cm}^{-3}$  under the gate, and gradually increases towards the drain side. Numerical results show that the peak electric field in the channel was reduced from nearly  $9\text{ MV/cm}$  to  $7.03\text{ MV/cm}$  by applying a drain voltage of  $1500\text{ V}$ , resulting in a 58% improvement in breakdown voltage.

$p$ -type doping can assist to deplete the drift layer, and thus improve the  $V_b \sim R_{on}$  relationship. Considering the difficulty in achieving  $p$ -type doping, a  $p\text{-NiO}_x/n\text{-Ga}_2\text{O}_3$  heterojunction gate FET was demonstrated, as shown in Figure 12 [135]. The gate dielectric was replaced by  $p$ -type  $\text{NiO}_x$  with a thickness of  $215\text{ nm}$  and acceptor concentration of  $2 \times 10^{18}\text{ cm}^{-3}$ . The results show that the  $p$ -type  $\text{NiO}_x$  is beneficial to the surface lateral depletion, indicating that a higher channel concentration can be realized. As a result, the  $V_b$  was measured to be  $1115\text{ V}$  and the  $R_{on}$  was  $3.19\text{ m}\Omega\cdot\text{cm}^2$ , giving a BFOM value of  $390\text{ MW/cm}^2$ .



**Figure 12.** Device structure of the  $\beta\text{-Ga}_2\text{O}_3$  FET with  $p\text{-NiO}_x$  gate dielectric.


For a given MOSFET structure, the relationship between the breakdown voltage and the on-state resistance is strongly dependent on the channel doping concentration. For  $\beta\text{-Ga}_2\text{O}_3$  power MOSFETs, unintentional doping plays an important role and impacts the  $V_b \sim R_{on}$  relationship in a dramatic way. Unintentional doping determines the carrier concentration in the channel and thus sets the upper limit on breakdown voltage. Therefore, to further improve the limit of breakdown voltage, unintentional doping needs to be reduced. Recently, the incomplete ionization, i.e., the  $110\text{ meV}$  unintentional donor in power  $\beta\text{-Ga}_2\text{O}_3$  devices, has been investigated [210]. In the on state, the  $110\text{ meV}$  energy is significant enough and would cause the incomplete ionization. As a result, the on-state resistance remains unchanged. However, in the reverse state, the electron can gain enough energy to be activated as a carrier, reducing the depletion width and the breakdown voltage. The  $110\text{ meV}$  donor concentration should be less than  $5 \times 10^{14}\text{ cm}^{-3}$  in order to minimize

its impacts on  $V_b \sim R_{on}$  characteristics. The fabrication of a high-quality epitaxy layer is critical for power applications and more research is needed.

### 3.3. E-mode Operation

Due to the difficulty in realizing the  $p$ -type doping, most  $\beta\text{-Ga}_2\text{O}_3$  power devices are fabricated by a junctionless epitaxy layer and present a depletion-mode operation. However, power applications prefer enhancement-mode (E-mode) for the convenience of circuits design. Theoretically, the E-mode can be achieved by decreasing the channel thickness or the channel doping concentration beneath the gate electrode. Recently, various  $\beta\text{-Ga}_2\text{O}_3$  MOSFET structures have been proposed and fabricated to illustrate the feasibility of E-mode operation [122,125,211–215]. An enhancement-mode  $\beta\text{-Ga}_2\text{O}_3$  wrap-gate fin field-effect transistor (FinFET) fabricated on a native (100) substrate was proposed [211]. The fin array with fin width of 300 nm and fin pitch of 900 nm was formed by electron beam lithography. Since the gate was wrapped on the fin, the gate control ability could be improved, and the E-mode should be realized. The measured threshold voltage was +0.8 V at a drain voltage of 10 V. In addition, the breakdown voltage was greater than 600 V for a gate to drain distance of 21  $\mu\text{m}$ . However, only a 0.18 mA/mm on-state current was observed, which limits its application in high power density scenarios.

Another approach to reducing the channel thickness is the recessed-gate structure, as shown in Figure 13 [212]. A threshold voltage of +2 V was measured, and an on-state current of 40 mA/mm was achieved. Besides, the breakdown voltage exceeded 505 V at a source drain spacing of 8  $\mu\text{m}$ . Recently, a  $\beta\text{-Ga}_2\text{O}_3$  trench gate MOSFET was fabricated and the enhancement mode was realized [216]. The channel thickness under the gate was reduced to realize a full depletion. A threshold voltage of +4.2 V was extracted with a drain voltage of 10 V. Meanwhile, the peak transconductance was measured to be 2.7 mS/mm, and the maximum drain current was 11 mA/mm. The switching performance was also evaluated in the work. A turn-on time of 28.6 ns and a turn-off time of 94.0 ns were observed, indicating that the trench gate  $\beta\text{-Ga}_2\text{O}_3$  MOSFET is suitable for high-speed switching applications.



**Figure 13.** Device structure of the  $\beta\text{-Ga}_2\text{O}_3$  FET with a recessed-gate structure.


In terms of the channel concentration reduction, Wong et al. demonstrated an enhancement-mode  $\beta\text{-Ga}_2\text{O}_3$  MOSFET with Si ion-implanted source and drain [122]. The doping concentration under the gate is nearly identical to the UID layer, and thus the normally off operation could be achieved. A positive threshold voltage was observed, but the drain current was measured to be only 1.4 mA/mm. The low current driving capability is mainly due to the high-resistance UID channel. In addition, the absence of gate-drain underlap would also undermine the breakdown performance.

Recently, the unintentional N and Si doping in  $\beta\text{-Ga}_2\text{O}_3$  layer fabricated by the plasma-assisted molecular beam epitaxy (PAMBE) method with high-purity  $\text{O}_2$  gas (>99.99995%) as source gas was studied [125]. Note that unintentional N and Si incorporation was observed

during the MBE with ozone gas as an O source. Therefore, it is likely that the impurity in the O<sub>2</sub> gas accounts for the source of N atoms. Since N is expected to behave as a deep acceptor in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, the *n*-type unintentionally doped Si could be neutralized and the normally off operation would be achieved. It is found that the N and Si concentration varies with different O<sub>2</sub> flows. By optimizing the growth condition, N and Si doping concentrations of  $1 \times 10^{18} \text{ cm}^{-3}$  and  $2 \times 10^{17} \text{ cm}^{-3}$  were obtained, respectively. The threshold voltage was greater than +8 V and the E-mode was successfully achieved.

### 3.4. Vertical FETs

The aforementioned devices are lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs. Recently, vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power MOSFETs have received much attention due to their higher current density per chip, which is more suitable for discrete power devices [214,215,217–226]. A depletion-mode vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> trench MOSFET with a fin-shaped channel was developed [217], as shown in Figure 14a. The Si-doped contact and the *n*-drift layers were grown on a Sn-doped (001) substrate by halide vapor phase epitaxy. The trench structure, i.e., the fin-shaped channel, was formed by the ion etch, followed by the deposition of the gate oxide, gate electrode, SiO<sub>2</sub>, and source contact, respectively. The current density was measured to be 250 A/cm<sup>2</sup> with a gate overdrive voltage of 20 V and a drain voltage of 1.4 V. The on-state resistance was 3.7 mΩ/cm<sup>2</sup>, indicating a promising power density the vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET could handle.



**Figure 14.** (a) Depletion-mode vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> trench MOSFET. (b) Planar-gate current aperture vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET.

Another benefit from vertical MOSFETs with the fin-shaped channel is that the E-mode can be easily achieved by simply reducing the channel width between the gate electrodes. Hu et al. proposed an enhancement-mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> vertical transistor with a channel width of 330 nm and a channel length of 795 nm [215]. Due to the enhanced gate control capability, the proposed device exhibited a subthreshold slope of 85 mV/Dec and an on-state current up to 500 A/cm<sup>2</sup>. The threshold voltage varies from 1.2 to 2.2 V, and thus the device is easy to drive. Moreover, the breakdown voltage of the E-mode vertical MOSFET has reached 1000 V, indicating the great potential of vertical devices in high power density applications.

Switching performances of the vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with various dielectric designs were also evaluated [226]. A thicker dielectric in the inter-fin area could reduce the electric field at the corner of the fin-shaped channel, thus improving the breakdown voltage. Meanwhile, the placement of source electrodes impacts the switching performance significantly. It was observed that inter-fin areas with fully filled dielectric could lower the gate-to-source capacitance and, therefore, speed up the switching time. The damage introduced by the dry etching would lower the carrier mobility. The reduced mobility



undermines the switching time as well as the switching loss, and thereby additional treatment should be introduced.

The vertical architecture can be also implemented without a trench gate. However, one should address the leakage current in such a case because of the inefficient gate control. The all ion-implanted planar-gate current aperture vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET has been demonstrated [219], which is plotted in Figure 14b. The current blocking layer was introduced by Mg implantation under the source electrodes, and the current aperture was thus formed. Transfer characteristics showed a peak transconductance of 1.25 mS/mm and a  $\sim 1.1$  kA/cm<sup>2</sup> current density. However, the off-state current remained high due to the residual donor in the current blocking layer, which needs further improvement. Later on, a current aperture vertical MOSFET with nitrogen current-blocking layers was proposed [223]. The doping concentration of the channel area under the gate was  $1.5 \times 10^{18}$  cm<sup>-3</sup>. The current density was 420 A/cm<sup>2</sup> and the on-state resistance was 31.5 m $\Omega$ /cm<sup>2</sup>. The leakage current can be as low as  $10^{-6}$  A/cm<sup>2</sup> but it requires a gate voltage of  $-55$  V. More recently, Wong et al. achieved an E-mode current aperture vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET by reducing the channel doping concentration to  $5 \times 10^{17}$  cm<sup>-3</sup> [214]. A positive threshold voltage was observed, and an on-state current of 26 A/cm<sup>2</sup> was obtained. The breakdown voltage was 263 V and the  $R_{on,sp}$  was 135 m $\Omega$ ·cm<sup>2</sup> with a gate-to-drain distance of 9  $\mu$ m.

#### 4. Conclusions

We reviewed the progress of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power devices including SBD and FET, in the view of device operations, structures, corresponding discussions, and some key matters (the comparison of their electrical performances can be found in Tables 2 and 3). Owing to the excellent natural physical properties,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is placed great expectations as the supplements in medium- and low-voltage devices (such as in Si-, SiC-, and GaN-based electronics, etc.), and also represent a particular advantage in high-voltage and high-frequency devices, benefit by its high John's figure of merit and Baliga's figure of merit.

**Table 2.** Comparison of electric performances for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBDs.

Structures	$V_{on}$ (V)	$R_{on,sp}$ (m $\Omega$ cm <sup>2</sup> )	$V_b$ (V)	$n$	$I_{on}/I_{off}$	SBH (eV)	FOM (MW/cm <sup>2</sup> )	Refs.
Pt/Ti/Au with UID substrate	1.23	7.85	150	1.04–1.06	$10^{10}$	1.52	3.1	[67]
Ni/Au SBD	/	25	1600	1.07	$10^7$	1.22	102.4	[69]
Double-barrier SBD	1.13	4.1	630	/	$10^{10}$	1.26–1.62	96.8	[75]
SBD on (201) and (010) substrates	1.0, 1.3	0.56	/	1.34	$10^9$	1.27	/	[70]
SBD with F-plasma treatment	0.95	4.6	470	/	$10^6$	1.31	48	[77]
SBD with Al-reacted interfacial layer	0.79	/	/	1.19	$10^9$	1.39	/	[78]
Trench SBD	/	2.9	240	1.1	$10^9$	1.07	19.9	[87]
Trench SBD	1.25	9.8	2960	/	$10^{10}$	1.4	450	[80]
SBD with field plate	1.32	5.1	1067	$1.03 \pm 0.02$	$10^{14}$	1.46	223.2	[97]
SBD with beveled field plate	/	3.6	190	$1.03 \pm 0.02$	$10^{10}$	1.5	10	[100]
SBD with small-angle beveled field plate	/	2	1100	1.2	$10^9$	1.2	605	[102]
Trench SBD with dual field plate	/	8.8	2890	1.3	$10^{10}$	1.38	950	[103]
SBD with Mg-implanted edge termination	/	5.1	1550	1.05	$10^9$	1.01	470	[91]
SBD with He-implanted edge termination	0.73	4.8	1000	1.19	$10^{11}$	1.04	208.3	[95]
SBD with Mg-implanted edge termination	0.82	5.4	1500	1.11	$10^{11}$	1.17	416.6	[95]
SBD with Ar-implanted edge termination	1	4	391	1.02	$10^{13}$	/	38.2	[93]
SBD with compound termination	0.7	4	400	1.09	$10^6$	1.04	40	[96]
SBD with nitrogen-implanted guard ring	1.6	4.7	1430	1.04	$10^{13}$	/	435.1	[105]

**Table 3.** Comparison of electric performances for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs.

Structures	D-/E-Mode	$I_{on}/I_{off}$	$V_b$ (V)	$E_b$ (MV/cm)	$g_m$ (mS/mm)	$I_{on}$ (mA/mm or A/cm <sup>2</sup> )	FOM (MW/cm <sup>2</sup> )	$R_{on,sp}$ (m $\Omega$ cm <sup>2</sup> )	Refs.
Sn-doped MESFET	D	10 <sup>4</sup>	257	0.3	2.8	13	0.2	300	[114]
Sn-doped MOSFET	D	10 <sup>10</sup>	370	0.46	~3	39	1.8	75	[115]
Spin-on-glass doping	D	10 <sup>8</sup>	382	0.38	1.23	40	/	/	[123]
Si-doped MOSFET	D	10 <sup>9</sup>	/	/	3.2	80	/	/	[119]
Ge-doped MOSFET	D	10 <sup>8</sup>	479	0.87	/	75	/	/	[121]
Si-doped (Al <sub>0.2</sub> Ga <sub>0.8</sub> ) <sub>2</sub> O <sub>3</sub> /Ga <sub>2</sub> O <sub>3</sub>	D	10 <sup>5</sup>	/	/	1.75	5.6	/	/	[165]
Ge-doped (Al <sub>0.2</sub> Ga <sub>0.8</sub> ) <sub>2</sub> O <sub>3</sub> /Ga <sub>2</sub> O <sub>3</sub>	D	10 <sup>9</sup>	/	/	4	20	/	/	[164]
Dual-Si-doped (Al <sub>0.2</sub> Ga <sub>0.8</sub> ) <sub>2</sub> O <sub>3</sub> /Ga <sub>2</sub> O <sub>3</sub>	D	10 <sup>8</sup>	3.2	2.76	39	257	/	/	[166]
Al <sub>2</sub> O <sub>3</sub> /BaTiO <sub>3</sub> gate dielectric stack	D	10 <sup>7</sup>	840	5.5	/	200	408	1.72	[171]
Ga <sub>2</sub> O <sub>3</sub> on SiC	E	10 <sup>7</sup>	800	0.22	/	55	13	49	[184]
Gate field plate	D	10 <sup>9</sup>	755	0.5	3.4	78	/	/	[197]
Gate field plate with SU-8 polymer passivation	D	10 <sup>7</sup>	8030	1.69	/	3	0.008	/	[201]
Source field plate	D	10 <sup>6</sup>	480	0.44	10.5	267	50.4	4.57	[202]
Source field plate and T-shaped gate field plate	D	10 <sup>9</sup>	1400	2.9	8.5	230	277	7.08	[204]
Dual source field plate	E	10 <sup>8</sup>	2440	3.1	/	/	94.35	63.1	[205]
p-NiO heterojunction gate	D	10 <sup>10</sup>	1115	2.6	/	455	390	3.19	[135]
Ga <sub>2</sub> O <sub>3</sub> FinFET	E	10 <sup>5</sup>	567	0.35	/	0.18	/	/	[211]
Recess gate MOSFET	E	10 <sup>9</sup>	505	1.44	/	40	14.8	17.2	[212]
Trench gate MOSFET	E	10 <sup>7</sup>	/	/	2.7	11	/	27.3	[216]
UID channel MOSFET	E	10 <sup>6</sup>	/	/	0.38	1.4	/	/	[122]
Nitrogen-doped channel	E	10 <sup>5</sup>	/	/	/	0.0012	/	/	[125]
Trench gate vertical FET	D	10 <sup>3</sup>	/	/	/	250	/	3.7	[217]
Trench gate vertical FET	E	10 <sup>8</sup>	1057	1.1	/	350	62.1	18	[215]
Vertical FET with Mg-implanted CBL	D	10 <sup>0</sup>	/	/	5	410	/	/	[219]
Vertical FET with N-implanted CBL	E	10 <sup>8</sup>	<30	/	14.5	420	/	31.5	[214]

Comparisons of the  $V_b \sim R_{on,sp}$  relationship between the reviewed work and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> limit are shown in Figure 15. Current  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power devices have broken through the limits of the Si-based counterparts, and the SiC limit will soon be surpassed. As the room for material and structure optimization to reach the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> theoretical performance is still significant, efforts should continue to improve the competitiveness of this new but promising semiconductor power device. In general,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBDs have received a higher level of development than that of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> FETs. Commercial demonstrations of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBDs will soon be available, and yet their performance can be further improved.

Various edge terminations have been proposed in recent years to relieve the edge electric field and the premature breakdown of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBDs. Due to the lack of  $p$ -type doping, the realization of the advanced engineering such as the  $p$ -doped guard ring is facing challenges. It is well known that the flatness of the valence band for the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> limits its practical  $p$ -doping. We believe that the introduction of hetero  $p$ -type semiconductors may be a feasible solution in the near future. In the long term, energy band engineering is expected to overcome this issue.

As for the optimization of the electric field profile, most works are aimed at the interface of the Schottky contact. However, the improvement of the bulk profile is also important because it amends the  $V_b \sim R_{on,sp}$  relationship. Numerous approaches could achieve this such as gradient doping or charge balancing. For vertical FETs, this conclusion also applies. Although the Schottky barrier height can be tuned, its optimal value or range is unknown since the application strategy of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SBD is still undetermined. In addition, precise control of the Schottky barrier height requires further development.




Figure 15. Benchmark of the  $V_b \sim R_{on,sp}$  relationship for the aforementioned work.

Currently, the vertical  $\beta\text{-Ga}_2\text{O}_3$  SBD is the mainstream and is more suitable for discrete devices. As the importance of the integration for power electronics increases, it is suggested that the planar SBD should receive more attention. Few studies in the literature focus on the  $\beta\text{-Ga}_2\text{O}_3$  planar SBD since it suffers low current driving capabilities due to the crowding effects, and thus more efforts should be conducted.

For  $\beta\text{-Ga}_2\text{O}_3$  FET, the on-state resistance has been significantly reduced over the last few years, and ohmic/Schottky contacts with high-quality interfaces and epitaxy layers with less defects have been developed. The surface quality of the epitaxy layer, with etch-induced and implant-induced damage, could be further optimized to improve the carrier mobility. To date, carrier mobility in a fabricated HEMT remains low compared to the first principles calculation results. Therefore, device physics involving carrier transport should be further investigated.

Heterointegration is an effective method but requires complex fabrication processes. Direct growth of the  $\beta\text{-Ga}_2\text{O}_3$  epitaxial layer on a non-native substrate would be more efficient. In addition, engineering that has been developed in Si, GaN, and SiC power devices could also be applicable to the  $\beta\text{-Ga}_2\text{O}_3$  devices. Charge coupling, heterojunction, and high- $k$  techniques would be demonstrated soon.

Due to the unintentional doping of the  $\beta\text{-Ga}_2\text{O}_3$  epitaxial layer and the lack of  $p$ -doping, depletion-mode FET is easier to obtain. The enhancement-mode operation is preferred for power circuits and systems; thus, the normally off  $\beta\text{-Ga}_2\text{O}_3$  power FET should receive more attention. There appears to be a contradiction between the E-mode operation and the high current driving capability. Structural engineering is expected to address this issue. Besides, the combination of the E-mode and electric field management should be also put on the agenda.

In conclusion,  $\beta\text{-Ga}_2\text{O}_3$  single crystal substrate and epitaxial layers have been basically solved, and high-performance prototype devices have been realized. It is expected that the explosion period of  $\beta\text{-Ga}_2\text{O}_3$  ultra-wide bandgap semiconductor industry will come in the next few years.

**Author Contributions:** Conceptualization, M.Z.; formal analysis, M.Z. and Z.L.; funding acquisition, Y.G. and W.T.; investigation, M.Z. and Z.L.; resources, Y.G. and W.T.; supervision, Y.G., W.T. and W.W.; validation, J.Z. and J.C.; writing—original draft, M.Z.; writing—review and editing, M.Z., L.Y., J.Y. and Z.L. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research was funded by National Natural Science Foundation of China, grant numbers 61774019, 61874059, 61904083, 62074080; Natural Science Foundation of Jiangsu Province, grant number BK20201206; and Natural Science Research Start-up Foundation of Recruiting Talents of Nanjing University of Posts and Telecommunications, grant number XK1060921002.

**Institutional Review Board Statement:** Not applicable.

**Informed Consent Statement:** Not applicable.

**Data Availability Statement:** Not applicable.

**Conflicts of Interest:** The authors declare no conflict of interest. The funders had no role in the design of the study; in the collection, analyses, or interpretation of data; in the writing of the manuscript, or in the decision to publish the results.

## References

1. Hudgins, J.L.; Simin, G.S.; Santi, E.; Khan, M.A. An assessment of wide bandgap semiconductors for power devices. *IEEE Trans. Power Electron.* **2003**, *18*, 907–914. [[CrossRef](#)]
2. Chow, T.P.; Tyagi, R. Wide bandgap compound semiconductors for superior high-voltage power devices. In Proceedings of the 1993 5th International Symposium on Power Semiconductor Devices and ICs, Monterey, CA, USA, 18–20 May 1993; pp. 84–88.
3. Baliga, B.J. Power semiconductor device figure of merit for high-frequency applications. *IEEE Electron Device Lett.* **1989**, *10*, 455–457. [[CrossRef](#)]
4. Chow, T.P.; Omura, I.; Higashiwaki, M.; Kawarada, H.; Pala, V. Smart Power Devices and ICs Using GaAs and Wide and Extreme Bandgap Semiconductors. *IEEE Trans. Electron Devices* **2017**, *64*, 856–873. [[CrossRef](#)]
5. Hao, Y. Gallium oxide: Promise to provide more efficient life. *J. Semicond.* **2019**, *40*, 010301. [[CrossRef](#)]
6. Higashiwaki, M.; Jessen, G.H. Guest Editorial: The dawn of gallium oxide microelectronics. *Appl. Phys. Lett.* **2018**, *112*, 060401. [[CrossRef](#)]
7. Mastro, M.A.; Kuramata, A.; Calkins, J.; Kim, J.; Ren, F.; Pearton, S.J. Perspective—Opportunities and Future Directions for Ga<sub>2</sub>O<sub>3</sub>. *ECS J. Solid State Sci. Technol.* **2017**, *6*, P356. [[CrossRef](#)]
8. Higashiwaki, M.; Murakami, H.; Kumagai, Y.; Kuramata, A. Current status of Ga<sub>2</sub>O<sub>3</sub> power devices. *Jpn. J. Appl. Phys.* **2016**, *55*, 1202A1. [[CrossRef](#)]
9. Reese, S.B.; Remo, T.; Green, J.; Zakutayev, A. How Much Will Gallium Oxide Power Electronics Cost? *Joule* **2019**, *3*, 903–907. [[CrossRef](#)]
10. Tamm, Y.; Ko, J.M.; Yoshikawa, A.; Fukuda, T. Floating zone growth of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>: A new window material for optoelectronic device applications. *Sol. Energy Mater. Sol. Cells* **2001**, *66*, 369–374. [[CrossRef](#)]
11. Wang, B.; Look, D.; Leedy, K. Deep level defects in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> pulsed laser deposited thin films and Czochralski-grown bulk single crystals by thermally stimulated techniques. *J. Appl. Phys.* **2019**, *125*, 105103. [[CrossRef](#)]
12. Chu, X.-L.; Liu, Z.; Zhi, Y.-S.; Liu, Y.-Y.; Zhang, S.-H.; Wu, C.; Gao, A.; Li, P.-G.; Guo, D.-Y.; Wu, Z.-P.; et al. Self-powered solar-blind photodiodes based on EFG-grown (100)-dominant  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate. *Chin. Phys. B* **2021**, *30*, 017302. [[CrossRef](#)]
13. Guo, D.; Wu, Z.; Li, P.; An, Y.; Liu, H.; Guo, X.; Yan, H.; Wang, G.; Sun, C.; Li, L.; et al. Fabrication of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thin films and solar-blind photodetectors by laser MBE technology. *Opt. Mater. Express OME* **2014**, *4*, 1067–1076. [[CrossRef](#)]
14. Wu, Z.; Jiao, L.; Wang, X.; Guo, D.; Li, W.; Li, L.; Huang, F.; Tang, W. A self-powered deep-ultraviolet photodetector based on an epitaxial Ga<sub>2</sub>O<sub>3</sub>/Ga:ZnO heterojunction. *J. Mater. Chem. C* **2017**, *5*, 8688–8693. [[CrossRef](#)]
15. Guo, X.C.; Hao, N.H.; Guo, D.Y.; Wu, Z.P.; An, Y.H.; Chu, X.L.; Li, L.H.; Li, P.G.; Lei, M.; Tang, W.H.  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>/p-Si heterojunction solar-blind ultraviolet photodetector with enhanced photoelectric responsivity. *J. Alloys Compd.* **2016**, *660*, 136–140. [[CrossRef](#)]
16. Liu, Z.; Wang, X.; Liu, Y.; Guo, D.; Li, S.; Yan, Z.; Tan, C.-K.; Li, W.; Li, P.; Tang, W. A high-performance ultraviolet solar-blind photodetector based on a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky photodiode. *J. Mater. Chem. C* **2019**, *7*, 13920–13929. [[CrossRef](#)]
17. Wang, X.; Liu, Z.; Zhi, Y.; Li, S.; Wu, Z.; Li, P.; Tang, W. Preliminary study for the effects of temperatures on optoelectrical properties of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thin films. *Vacuum* **2019**, *166*, 79–83. [[CrossRef](#)]
18. Liu, Z.; Li, S.; Yan, Z.; Liu, Y.; Zhi, Y.; Wang, X.; Wu, Z.; Li, P.; Tang, W. Construction of a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-based metal–oxide–semiconductor-structured photodiode for high-performance dual-mode solar-blind detector applications. *J. Mater. Chem. C* **2020**, *8*, 5071–5081. [[CrossRef](#)]
19. Liu, Z.; Huang, Y.; Zhang, C.; Wang, J.; Li, H.; Wu, Z.; Li, P.; Tang, W. Fabrication of  $\epsilon$ -Ga<sub>2</sub>O<sub>3</sub> solar-blind photodetector with symmetric interdigital Schottky contacts responding to low intensity light signal. *J. Phys. D Appl. Phys.* **2020**, *53*, 295109. [[CrossRef](#)]
20. Liu, Z.; Zhi, Y.; Li, S.; Liu, Y.; Tang, X.; Yan, Z.; Li, P.; Li, X.; Guo, D.; Wu, Z.; et al. Comparison of optoelectrical characteristics between Schottky and Ohmic contacts to  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thin film. *J. Phys. D Appl. Phys.* **2019**, *53*, 085105. [[CrossRef](#)]
21. Du, X.; Li, Z.; Luan, C.; Wang, W.; Wang, M.; Feng, X.; Xiao, H.; Ma, J. Preparation and characterization of Sn-doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> homoepitaxial films by MOCVD. *J. Mater. Sci.* **2015**, *50*, 3252–3257. [[CrossRef](#)]
22. Shinohara, D.; Fujita, S. Heteroepitaxy of Corundum-Structured  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> Thin Films on  $\alpha$ -Al<sub>2</sub>O<sub>3</sub> Substrates by Ultrasonic Mist Chemical Vapor Deposition. *Jpn. J. Appl. Phys.* **2008**, *47*, 7311–7313. [[CrossRef](#)]
23. Ma, H.-P.; Lu, H.-L.; Wang, T.; Yang, J.-G.; Li, X.; Chen, J.-X.; Tao, J.-J.; Zhu, J.-T.; Guo, Q.; Zhang, D.W. Precise control of the microstructural, optical, and electrical properties of ultrathin Ga<sub>2</sub>O<sub>3</sub> film through nanomixing with few atom-thick SiO<sub>2</sub> interlayer via plasma enhanced atomic layer deposition. *J. Mater. Chem. C* **2018**, *6*, 12518–12528. [[CrossRef](#)]

24. Li, X.; Lu, H.-L.; Ma, H.-P.; Yang, J.-G.; Chen, J.-X.; Huang, W.; Guo, Q.; Feng, J.-J.; Zhang, D.W. Chemical, optical, and electrical characterization of Ga<sub>2</sub>O<sub>3</sub> thin films grown by plasma-enhanced atomic layer deposition. *Curr. Appl. Phys.* **2019**, *19*, 72–81. [[CrossRef](#)]
25. Baldini, M.; Albrecht, M.; Fiedler, A.; Imscher, K.; Klimm, D.; Schewski, R.; Wagner, G. Semiconducting Sn-doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> homoepitaxial layers grown by metal organic vapour-phase epitaxy. *J. Mater. Sci.* **2016**, *51*, 3650–3656. [[CrossRef](#)]
26. Lyons, J.L. A survey of acceptor dopants for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>. *Semicond. Sci. Technol.* **2018**, *33*, 05LT02. [[CrossRef](#)]
27. Zhang, F.; Arita, M.; Wang, X.; Chen, Z.; Saito, K.; Tanaka, T.; Nishio, M.; Motooka, T.; Guo, Q. Toward controlling the carrier density of Si doped Ga<sub>2</sub>O<sub>3</sub> films by pulsed laser deposition. *Appl. Phys. Lett.* **2016**, *109*, 102105. [[CrossRef](#)]
28. Kang, Y.; Krishnaswamy, K.; Peelaers, H.; Walle, C.G.V. de Fundamental limits on the electron mobility of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>. *J. Phys. Condens. Matter* **2017**, *29*, 234001. [[CrossRef](#)]
29. Akaiwa, K.; Ota, K.; Sekiyama, T.; Abe, T.; Shinohe, T.; Ichino, K. Electrical Properties of Sn-Doped  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> Films on m-Plane Sapphire Substrates Grown by Mist Chemical Vapor Deposition. *Phys. Status Solidi* **2019**, *217*, 1900632. [[CrossRef](#)]
30. Guo, D.; Su, Y.; Shi, H.; Li, P.; Zhao, N.; Ye, J.; Wang, S.; Liu, A.; Chen, Z.; Li, C.; et al. Self-Powered Ultraviolet Photodetector with Superhigh Photoresponsivity (3.05 A/W) Based on the GaN/Sn:Ga<sub>2</sub>O<sub>3</sub> pn Junction. *ACS Nano* **2018**, *12*, 12827–12835. [[CrossRef](#)]
31. Liu, Z.; Huang, Y.; Li, H.; Zhang, C.; Jiang, W.; Guo, D.; Wu, Z.; Li, P.; Tang, W. Fabrication and characterization of Mg-doped  $\epsilon$ -Ga<sub>2</sub>O<sub>3</sub> solar-blind photodetector. *Vacuum* **2020**, *177*, 109425. [[CrossRef](#)]
32. Huang, Y.; Liu, Z.; Wang, J.; Zhi, Y.; Guo, D.; Wang, X.; Wang, X.; Chen, Z.; Li, P.; Tang, W. The Effect of Mn Dopant on Structural and Optoelectronic Properties of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thin Film Photodetectors. *ECS J. Solid State Sci. Technol.* **2020**, *9*, 055010. [[CrossRef](#)]
33. Chu, X.; Liu, Z.; Zhang, S.; Li, P.; Tang, W. Photoresponsive characteristics of EFG-grown iron-doped (100) Ga<sub>2</sub>O<sub>3</sub> substrate with low dark current. *Phys. Scr.* **2021**, *96*, 065801. [[CrossRef](#)]
34. Huang, Y.; Wu, H.; Zhi, Y.; Huang, Y.; Guo, D.; Wu, Z.; Li, P.; Chen, Z.; Tang, W. High-insulating  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thin films by doping with a valence controllable Fe element. *Appl. Phys. A* **2018**, *124*, 611. [[CrossRef](#)]
35. Roy, R.; Hill, V.G.; Osborn, E.F. Polymorphism of Ga<sub>2</sub>O<sub>3</sub> and the System Ga<sub>2</sub>O<sub>3</sub>—H<sub>2</sub>O. Available online: <https://pubs.acs.org/doi/pdf/10.1021/ja01123a039> (accessed on 16 December 2021).
36. Liu, Z.; Li, P.-G.; Zhi, Y.-S.; Wang, X.-L.; Chu, X.-L.; Tang, W.-H. Review of gallium oxide based field-effect transistors and Schottky barrier diodes. *Chin. Phys. B* **2019**, *28*, 017105. [[CrossRef](#)]
37. Xu, J.; Zheng, W.; Huang, F. Gallium oxide solar-blind ultraviolet photodetectors: A review. *J. Mater. Chem. C* **2019**, *7*, 8753–8770. [[CrossRef](#)]
38. Chen, X.; Ren, F.-F.; Ye, J.; Gu, S. Gallium oxide-based solar-blind ultraviolet photodetectors. *Semicond. Sci. Technol.* **2020**, *35*, 023001. [[CrossRef](#)]
39. Pearton, S.J.; Yang, J.; Cary, P.H.; Ren, F.; Kim, J.; Tadjer, M.J.; Mastro, M.A. A review of Ga<sub>2</sub>O<sub>3</sub> materials, processing, and devices. *Appl. Phys. Rev.* **2018**, *5*, 011301. [[CrossRef](#)]
40. Sasaki, K.; Higashiwaki, M.; Kuramata, A.; Masui, T.; Yamakoshi, S. MBE grown Ga<sub>2</sub>O<sub>3</sub> and its power device applications. *J. Cryst. Growth* **2013**, *378*, 591–595. [[CrossRef](#)]
41. Higashiwaki, M.; Sasaki, K.; Kuramata, A.; Masui, T.; Yamakoshi, S. Development of gallium oxide power devices. *Phys. Status Solidi* **2014**, *211*, 21–26. [[CrossRef](#)]
42. Tappin, H.H. Optical Absorption and Photoconductivity in the Band Edge of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>. *Phys. Rev.* **1965**, *140*, A316–A319. [[CrossRef](#)]
43. Kim, J.; Pearton, S.; Fares, C.; Yang, J.; Ren, F.; Kim, S.; Polyakov, A.Y. Radiation damage effects in Ga<sub>2</sub>O<sub>3</sub> materials and devices. *J. Mater. Chem. C* **2019**, *7*, 10–24. [[CrossRef](#)]
44. Trew, R.J. SiC and GaN transistors—Is there one winner for microwave power applications? *Proc. IEEE* **2002**, *90*, 1032–1047. [[CrossRef](#)]
45. Zhang, H.; Yuan, L.; Tang, X.; Hu, J.; Sun, J.; Zhang, Y.; Zhang, Y.; Jia, R. Progress of Ultra-Wide Bandgap Ga<sub>2</sub>O<sub>3</sub> Semiconductor Materials in Power MOSFETs. *IEEE Trans. Power Electron.* **2019**, *35*, 5157–5179. [[CrossRef](#)]
46. Baldini, M.; Galazka, Z.; Wagner, G. Recent Progress in the Growth of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> for Power Electronics Applications. *Mater. Sci. Semicond. Processing* **2018**, *78*, 132–146. [[CrossRef](#)]
47. Ren, F.; Yang, J.C.; Fares, C.; Pearton, S.J. Device processing and junction formation needs for ultra-high power Ga<sub>2</sub>O<sub>3</sub> electronics. *MRS Commun.* **2019**, *9*, 77–87. [[CrossRef](#)]
48. Higashiwaki, M.; Fujita, S. (Eds.) *Gallium Oxide: Materials Properties, Crystal Growth, and Devices*; Springer Series in Materials Science; Springer International Publishing: Cham, Switzerland, 2020; Volume 293, ISBN 97833030371524.
49. Yang, J.; Chen, Z.; Ren, F.; Pearton, S.J.; Yang, G.; Kim, J.; Lee, J.; Flitsyan, E.; Chernyak, L.; Kuramata, A. 10 MeV proton damage in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky rectifiers. *J. Vac. Sci. Technol. B* **2018**, *36*, 011206. [[CrossRef](#)]
50. Yang, J.; Fares, C.; Guan, Y.; Ren, F.; Pearton, S.J.; Bae, J.; Kim, J.; Kuramata, A. Eighteen mega-electron-volt alpha-particle damage in homoepitaxial  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky rectifiers. *J. Vac. Sci. Technol. B* **2018**, *36*, 031205. [[CrossRef](#)]
51. Modak, S.; Chernyak, L.; Khodorov, S.; Lubomirsky, I.; Ruzin, A.; Xian, M.; Ren, F.; Pearton, S.J. Effect of Electron Injection on Minority Carrier Transport in 10 MeV Proton Irradiated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Rectifiers. *ECS J. Solid State Sci. Technol.* **2020**, *9*, 045018. [[CrossRef](#)]

52. Ai, W.-S.; Liu, J.; Feng, Q.; Zhai, P.-F.; Hu, P.-P.; Zeng, J.; Zhang, S.-X.; Li, Z.-Z.; Liu, L.; Yan, X.-Y.; et al. Degradation of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diode under swift heavy ion irradiation. *Chin. Phys. B* **2021**, *30*, 056110. [[CrossRef](#)]
53. Oishi, T.; Koga, Y.; Harada, K.; Kasu, M. High-mobility  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (2<sup>-</sup>01) single crystals grown by edge-defined film-fed growth method and their Schottky barrier diodes with Ni contact. *Appl. Phys. Express* **2015**, *8*, 031101. [[CrossRef](#)]
54. Higashiwaki, M.; Konishi, K.; Sasaki, K.; Goto, K.; Nomura, K.; Thieu, Q.T.; Togashi, R.; Murakami, H.; Kumagai, Y.; Monemar, B.; et al. Temperature-dependent capacitance–voltage and current–voltage characteristics of Pt/Ga<sub>2</sub>O<sub>3</sub> (001) Schottky barrier diodes fabricated on n<sup>-</sup>-Ga<sub>2</sub>O<sub>3</sub> drift layers grown by halide vapor phase epitaxy. *Appl. Phys. Lett.* **2016**, *108*, 133503. [[CrossRef](#)]
55. Oishi, T.; Harada, K.; Koga, Y.; Kasu, M. Conduction mechanism in highly doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (2<sup>-</sup>01) single crystals grown by edge-defined film-fed growth method and their Schottky barrier diodes. *Jpn. J. Appl. Phys.* **2016**, *55*, 030305. [[CrossRef](#)]
56. He, Q.; Mu, W.; Dong, H.; Long, S.; Jia, Z.; Lv, H.; Liu, Q.; Tang, M.; Tao, X.; Liu, M. Schottky barrier diode based on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (100) single crystal substrate and its temperature-dependent electrical characteristics. *Appl. Phys. Lett.* **2017**, *110*, 093503. [[CrossRef](#)]
57. Ghosh, K.; Singiseti, U. Impact ionization in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>. *J. Appl. Phys.* **2018**, *124*, 085707. [[CrossRef](#)]
58. Jian, G.; He, Q.; Mu, W.; Fu, B.; Dong, H.; Qin, Y.; Zhang, Y.; Xue, H.; Long, S.; Jia, Z.; et al. Characterization of the inhomogeneous barrier distribution in a Pt/(100)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky diode via its temperature-dependent electrical properties. *AIP Adv.* **2018**, *8*, 015316. [[CrossRef](#)]
59. Khan, D.; Gajula, D.; Okur, S.; Tompa, G.S.; Koley, G.  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Thin Film Based Lateral and Vertical Schottky Barrier Diode. *ECS J. Solid State Sci. Technol.* **2019**, *8*, Q106–Q110. [[CrossRef](#)]
60. Lingaparathi, R.; Sasaki, K.; Thieu, Q.T.; Takatsuka, A.; Otsuka, F.; Yamakoshi, S.; Kuramata, A. Surface related tunneling leakage in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (001) vertical Schottky barrier diodes. *Appl. Phys. Express* **2019**, *12*, 074008. [[CrossRef](#)]
61. Sdoeung, S.; Sasaki, K.; Kawasaki, K.; Hirabayashi, J.; Kuramata, A.; Oishi, T.; Kasu, M. Origin of reverse leakage current path in edge-defined film-fed growth (001)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diodes observed by high-sensitive emission microscopy. *Appl. Phys. Lett.* **2020**, *117*, 022106. [[CrossRef](#)]
62. Li, Z.; Wang, Q.; Feng, C.; Wang, Q.; Niu, D.; Jiang, L.; Li, W.; Xiao, H.; Wang, X. Simulation Study of Performance Degradation in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (001) Vertical Schottky Barrier Diodes Based on Anisotropic Mobility Modeling. *ECS J. Solid State Sci. Technol.* **2021**, *10*, 055005. [[CrossRef](#)]
63. Hu, Z.; Zhou, H.; Dang, K.; Cai, Y.; Feng, Z.; Gao, Y.; Feng, Q.; Zhang, J.; Hao, Y. Lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diode on Sapphire Substrate with Reverse Blocking Voltage of 1.7 kV. *IEEE J. Electron Devices Soc.* **2018**, *6*, 815–820. [[CrossRef](#)]
64. Swinnich, E.; Hasan, M.N.; Zeng, K.; Dove, Y.; Singiseti, U.; Mazumder, B.; Seo, J. Flexible  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Nanomembrane Schottky Barrier Diodes. *Adv. Electron. Mater.* **2019**, *5*, 1800714. [[CrossRef](#)]
65. He, H.; Orlando, R.; Blanco, M.A.; Pandey, R.; Amzallag, E.; Baraille, I.; Rérat, M. First-principles study of the structural, electronic, and optical properties of Ga<sub>2</sub>O<sub>3</sub> in its monoclinic and hexagonal phases. *Phys. Rev. B* **2006**, *74*, 195123. [[CrossRef](#)]
66. Hu, H.; Feng, Z.; Wang, Y.; Liu, Y.; Dong, H.; Liu, Y.-Y.; Hao, Y.; Han, G. The role of surface pretreatment by low temperature O<sub>2</sub> gas annealing for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diodes. *Appl. Phys. Lett.* **2022**, *120*, 073501. [[CrossRef](#)]
67. Sasaki, K.; Higashiwaki, M.; Kuramata, A.; Masui, T.; Yamakoshi, S. Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diodes Fabricated by Using Single-Crystal  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (010) Substrates. *IEEE Electron Device Lett.* **2013**, *34*, 493–495. [[CrossRef](#)]
68. Higashiwaki, M.; Sasaki, K.; Goto, K.; Nomura, K.; Thieu, Q.T.; Togashi, R.; Murakami, H.; Kumagai, Y.; Monemar, B.; Koukitu, A.; et al. Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diodes with n<sup>-</sup>-Ga<sub>2</sub>O<sub>3</sub> drift layers grown by HVPE. In Proceedings of the 2015 73rd Annual Device Research Conference (DRC), Columbus, OH, USA, 21–24 June 2015; pp. 29–30.
69. Yang, J.; Ahn, S.; Ren, F.; Pearton, S.J.; Jang, S.; Kuramata, A. High Breakdown Voltage (–201)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Rectifiers. *IEEE Electron Device Lett.* **2017**, *38*, 906–909. [[CrossRef](#)]
70. Fu, H.; Chen, H.; Huang, X.; Baranowski, I.; Montes, J.; Yang, T.-H.; Zhao, Y. A Comparative Study on the Electrical Properties of Vertical ( $\bar{2}01$ ) and (010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diodes on EFG Single-Crystal Substrates. *IEEE Trans. Electron Devices* **2018**, *65*, 3507–3513. [[CrossRef](#)]
71. He, Q.; Mu, W.; Fu, B.; Jia, Z.; Long, S.; Yu, Z.; Yao, Z.; Wang, W.; Dong, H.; Qin, Y.; et al. Schottky Barrier Rectifier Based on (100)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and its DC and AC Characteristics. *IEEE Electron Device Lett.* **2018**, *39*, 556–559. [[CrossRef](#)]
72. Yang, J.; Ren, F.; Tadjer, M.; Pearton, S.J.; Kuramata, A. 2300 V Reverse Breakdown Voltage Ga<sub>2</sub>O<sub>3</sub> Schottky Rectifiers. *ECS J. Solid State Sci. Technol.* **2018**, *7*, Q92–Q96. [[CrossRef](#)]
73. Yang, J.; Ren, F.; Pearton, S.J.; Kuramata, A. Vertical Geometry, 2-A Forward Current Ga<sub>2</sub>O<sub>3</sub> Schottky Rectifiers on Bulk Ga<sub>2</sub>O<sub>3</sub> Substrates. *IEEE Trans. Electron Devices* **2018**, *65*, 2790–2796. [[CrossRef](#)]
74. Müller, S.; Thyen, L.; Splith, D.; Reinhardt, A.; von Wenckstern, H.; Grundmann, M. High-Quality Schottky Barrier Diodes on  $\beta$ -Gallium Oxide Thin Films on Glass Substrate. *ECS J. Solid State Sci. Technol.* **2019**, *8*, Q3126–Q3132. [[CrossRef](#)]
75. Xiong, W.; Zhou, X.; Xu, G.; He, Q.; Jian, G.; Chen, C.; Yu, Y.; Hao, W.; Xiang, X.; Zhao, X.; et al. Double-Barrier  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diode With Low Turn-on Voltage and Leakage Current. *IEEE Electron Device Lett.* **2021**, *42*, 430–433. [[CrossRef](#)]
76. Zhang, S.; Liu, Z.; Liu, Y.; Zhi, Y.; Li, P.; Wu, Z.; Tang, W. Electrical Characterizations of Planar Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diodes. *Micromachines* **2021**, *12*, 259. [[CrossRef](#)] [[PubMed](#)]
77. Luo, H.; Jiang, H.; Chen, Z.; Pei, Y.; Feng, Q.; Zhou, H.; Lu, X.; Lau, K.M.; Wang, G. Leakage Current Reduction in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diodes by CF<sub>4</sub> Plasma Treatment. *IEEE Electron Device Lett.* **2020**, *41*, 1312–1315. [[CrossRef](#)]
78. He, M.; Cheng, W.-C.; Zeng, F.; Qiao, Z.; Chien, Y.-C.; Jiang, Y.; Li, W.; Jiang, L.; Wang, Q.; Ang, K.-W.; et al. Improvement of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MIS-SBD Interface Using Al-Reacted Interfacial Layer. *IEEE Trans. Electron Devices* **2021**, *68*, 3314–3319. [[CrossRef](#)]

79. Li, W.; Saraswat, D.; Long, Y.; Nomoto, K.; Jena, D.; Xing, H.G. Near-ideal reverse leakage current and practical maximum electric field in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diodes. *Appl. Phys. Lett.* **2020**, *116*, 192101. [[CrossRef](#)]
80. Li, W.; Hu, Z.; Nomoto, K.; Jinno, R.; Zhang, Z.; Tu, T.Q.; Sasaki, K.; Kuramata, A.; Jena, D.; Xing, H.G. 2.44 kV Ga<sub>2</sub>O<sub>3</sub> vertical trench Schottky barrier diodes with very low reverse leakage current. In Proceedings of the 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 1–5 December 2018; pp. 8.5.1–8.5.4.
81. Li, W.; Hu, Z.; Nomoto, K.; Zhang, Z.; Hsu, J.-Y.; Thieu, Q.T.; Sasaki, K.; Kuramata, A.; Jena, D.; Xing, H.G. 1230 V  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> trench Schottky barrier diodes with an ultra-low leakage current of  $<1 \mu\text{A}/\text{cm}^2$ . *Appl. Phys. Lett.* **2018**, *113*, 202101. [[CrossRef](#)]
82. Li, W.; Nomoto, K.; Hu, Z.; Jena, D.; Xing, H.G. Fin-channel orientation dependence of forward conduction in kV-class Ga<sub>2</sub>O<sub>3</sub> trench Schottky barrier diodes. *Appl. Phys. Express* **2019**, *12*, 061007. [[CrossRef](#)]
83. Hu, Z.; Lv, Y.; Zhao, C.; Feng, Q.; Feng, Z.; Dang, K.; Tian, X.; Zhang, Y.; Ning, J.; Zhou, H.; et al. Beveled Fluoride Plasma Treatment for Vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diode With High Reverse Blocking Voltage and Low Turn-On Voltage. *IEEE Electron Device Lett.* **2020**, *41*, 441–444. [[CrossRef](#)]
84. Jian, Z.; Mohanty, S.; Ahmadi, E. Temperature-dependent current-voltage characteristics of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> trench Schottky barrier diodes. *Appl. Phys. Lett.* **2020**, *116*, 152104. [[CrossRef](#)]
85. Li, W.; Nomoto, K.; Hu, Z.; Jena, D.; Xing, H.G. Guiding Principles for Trench Schottky Barrier Diodes Based on Ultrawide Bandgap Semiconductors: A Case Study in Ga<sub>2</sub>O<sub>3</sub>. *IEEE Trans. Electron Devices* **2020**, *67*, 3938–3947. [[CrossRef](#)]
86. Tang, W.; Zhang, X.; He, T.; Ma, Y.; Wei, X.; Cai, Y.; He, G.; Ding, S.; Zhang, B. Self-Reactive Etching of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> for Fabricating Trench Schottky Barrier Diodes. In Proceedings of the 2021 5th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), Chengdu, China, 8–11 April 2021; pp. 1–3.
87. Sasaki, K.; Wakimoto, D.; Thieu, Q.T.; Koishikawa, Y.; Kuramata, A.; Higashiwaki, M.; Yamakoshi, S. First Demonstration of Ga<sub>2</sub>O<sub>3</sub> Trench MOS-Type Schottky Barrier Diodes. *IEEE Electron Device Lett.* **2017**, *38*, 783–785. [[CrossRef](#)]
88. Saxena, V.; Su, J.N.; Steckl, A.J. High-voltage Ni- and Pt-SiC Schottky diodes utilizing metal field plate termination. *IEEE Trans. Electron Devices* **1999**, *46*, 456–464. [[CrossRef](#)]
89. Kumta, A.S.; Rusli; Jinghua, X. Field-Plate-Terminated 4H-SiC Schottky Diodes Using Al-Based High- $k$  Dielectrics. *IEEE Trans. Electron Devices* **2009**, *56*, 2925–2934. [[CrossRef](#)]
90. Yuan, H.; Tang, X.-Y.; Zhang, Y.-M.; Zhang, Y.-M.; Song, Q.-W.; Yang, F.; Wu, H. 4H-SiC Schottky barrier diodes with semi-insulating polycrystalline silicon field plate termination. *Chin. Phys. B* **2014**, *23*, 057102. [[CrossRef](#)]
91. Zhou, H.; Feng, Q.; Ning, J.; Zhang, C.; Ma, P.; Hao, Y.; Yan, Q.; Zhang, J.; Lv, Y.; Liu, Z.; et al. High-Performance Vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diode With Implanted Edge Termination. *IEEE Electron Device Lett.* **2019**, *40*, 1788–1791. [[CrossRef](#)]
92. Labeled, M.; Sengouga, N.; Meftah, A.; Labeled, M.; Kyoung, S.; Kim, H.; Rim, Y.S. Leakage Current Modelling and Optimization of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diode with Ni Contact under High Reverse Voltage. *ECS J. Solid State Sci. Technol.* **2020**, *9*, 125001. [[CrossRef](#)]
93. Lu, X.; Zhang, X.; Jiang, H.; Zou, X.; Lau, K.M.; Wang, G. Vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diodes with Enhanced Breakdown Voltage and High Switching Performance. *Phys. Status Solidi A* **2020**, *217*, 1900497. [[CrossRef](#)]
94. Wang, Y.; Cai, S.; Liu, M.; Lv, Y.; Long, S.; Zhou, X.; Song, X.; Liang, S.; Han, T.; Tan, X.; et al. High-Voltage (2<sup>-</sup>01)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Vertical Schottky Barrier Diode With Thermally-Oxidized Termination. *IEEE Electron Device Lett.* **2020**, *41*, 131–134. [[CrossRef](#)]
95. Zhang, Y.; Zhang, J.; Feng, Z.; Hu, Z.; Chen, J.; Dang, K.; Yan, Q.; Dong, P.; Zhou, H.; Hao, Y. Impact of Implanted Edge Termination on Vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diodes Under OFF-State Stressing. *IEEE Trans. Electron Devices* **2020**, *67*, 3948–3953. [[CrossRef](#)]
96. Wei, Y.; Luo, X.; Wang, Y.; Lu, J.; Jiang, Z.; Wei, J.; Lv, Y.; Feng, Z. Experimental Study on Static and Dynamic Characteristics of Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diodes With Compound Termination. *IEEE Trans. Power Electron.* **2021**, *36*, 10976–10980. [[CrossRef](#)]
97. Konishi, K.; Goto, K.; Murakami, H.; Kumagai, Y.; Kuramata, A.; Yamakoshi, S.; Higashiwaki, M. 1-kV vertical Ga<sub>2</sub>O<sub>3</sub> field-plated Schottky barrier diodes. *Appl. Phys. Lett.* **2017**, *110*, 103506. [[CrossRef](#)]
98. Choi, J.-H.; Cho, C.-H.; Cha, H.-Y. Design consideration of high voltage Ga<sub>2</sub>O<sub>3</sub> vertical Schottky barrier diode with field plate. *Results Phys.* **2018**, *9*, 1170–1171. [[CrossRef](#)]
99. Hu, Z.; Zhou, H.; Feng, Q.; Zhang, J.; Zhang, C.; Dang, K.; Cai, Y.; Feng, Z.; Gao, Y.; Kang, X.; et al. Field-Plated Lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diode with High Reverse Blocking Voltage of More Than 3 kV and High DC Power Figure-of-Merit of 500 MW/cm<sup>2</sup>. *IEEE Electron Device Lett.* **2018**, *39*, 1564–1567. [[CrossRef](#)]
100. Joishi, C.; Rafique, S.; Xia, Z.; Han, L.; Krishnamoorthy, S.; Zhang, Y.; Lodha, S.; Zhao, H.; Rajan, S. Low-pressure CVD-grown  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> bevel-field-plated Schottky barrier diodes. *Appl. Phys. Express* **2018**, *11*, 031101. [[CrossRef](#)]
101. Wang, H.; Jiang, L.-L.; Lin, X.-P.; Lei, S.-Q.; Yu, H.-Y. A simulation study of field plate termination in Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diodes. *Chin. Phys. B* **2018**, *27*, 127302. [[CrossRef](#)]
102. Allen, N.; Xiao, M.; Yan, X.; Sasaki, K.; Tadjer, M.J.; Ma, J.; Zhang, R.; Wang, H.; Zhang, Y. Vertical Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diodes With Small-Angle Beveled Field Plates: A Baliga's Figure-of-Merit of 0.6 GW/cm<sup>2</sup>. *IEEE Electron Device Lett.* **2019**, *40*, 1399–1402. [[CrossRef](#)]
103. Li, W.; Nomoto, K.; Hu, Z.; Jena, D.; Xing, H.G. Field-Plated Ga<sub>2</sub>O<sub>3</sub> Trench Schottky Barrier Diodes With a BV<sup>2</sup>/R<sub>on,sp</sub> of up to 0.95 GW/cm<sup>2</sup>. *IEEE Electron Device Lett.* **2020**, *41*, 107–110. [[CrossRef](#)]
104. Roy, S.; Bhattacharyya, A.; Ranga, P.; Splawn, H.; Leach, J.; Krishnamoorthy, S. High- $k$  Oxide Field-Plated Vertical (001)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diode With Baliga's Figure of Merit Over 1 GW/cm<sup>2</sup>. *IEEE Electron Device Lett.* **2021**, *42*, 1140–1143. [[CrossRef](#)]

105. Lin, C.-H.; Yuda, Y.; Wong, M.H.; Sato, M.; Takekawa, N.; Konishi, K.; Watahiki, T.; Yamamuka, M.; Murakami, H.; Kumagai, Y.; et al. Vertical Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diodes With Guard Ring Formed by Nitrogen-Ion Implantation. *IEEE Electron Device Lett.* **2019**, *40*, 1487–1490. [[CrossRef](#)]
106. Roy, S.; Bhattacharyya, A.; Krishnamoorthy, S. Design of a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diode With p-Type III-Nitride Guard Ring for Enhanced Breakdown. *IEEE Trans. Electron Devices* **2020**, *67*, 4842–4848. [[CrossRef](#)]
107. Zeng, K.; Chowdhury, S. Designing Beveled Edge Termination in GaN Vertical p-i-n Diode-Bevel Angle, Doping, and Passivation. *IEEE Trans. Electron Devices* **2020**, *67*, 2457–2462. [[CrossRef](#)]
108. Oh, S.; Yang, G.; Kim, J. Electrical Characteristics of Vertical Ni/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diodes at High Temperatures. *ECS J. Solid State Sci. Technol.* **2017**, *6*, Q3022–Q3025. [[CrossRef](#)]
109. Chatterjee, B.; Jayawardena, A.; Heller, E.; Snyder, D.W.; Dhar, S.; Choi, S. Thermal characterization of gallium oxide Schottky barrier diodes. *Rev. Sci. Instrum.* **2018**, *89*, 114903. [[CrossRef](#)] [[PubMed](#)]
110. Wang, B.; Xiao, M.; Yan, X.; Wong, H.Y.; Ma, J.; Sasaki, K.; Wang, H.; Zhang, Y. High-voltage vertical Ga<sub>2</sub>O<sub>3</sub> power rectifiers operational at high temperatures up to 600 K. *Appl. Phys. Lett.* **2019**, *115*, 263503. [[CrossRef](#)]
111. Reddy, P.R.S.; Janardhanam, V.; Shim, K.-H.; Reddy, V.R.; Lee, S.-N.; Park, S.-J.; Choi, C.-J. Temperature-dependent Schottky barrier parameters of Ni/Au on n-type (001)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diode. *Vacuum* **2020**, *171*, 109012. [[CrossRef](#)]
112. Sheoran, H.; Tak, B.R.; Manikantbabu, N.; Singh, R. Temperature-Dependent Electrical Characteristics of Ni/Au Vertical Schottky Barrier Diodes on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Epilayers. *ECS J. Solid State Sci. Technol.* **2020**, *9*, 055004. [[CrossRef](#)]
113. Xiao, M.; Wang, B.; Liu, J.; Zhang, R.; Zhang, Z.; Ding, C.; Lu, S.; Sasaki, K.; Lu, G.-Q.; Buttay, C.; et al. Packaged Ga<sub>2</sub>O<sub>3</sub> Schottky Rectifiers With Over 60-A Surge Current Capability. *IEEE Trans. Power Electron.* **2021**, *36*, 8565–8569. [[CrossRef](#)]
114. Higashiwaki, M.; Sasaki, K.; Kuramata, A.; Masui, T.; Yamakoshi, S. Gallium oxide (Ga<sub>2</sub>O<sub>3</sub>) metal-semiconductor field-effect transistors on single-crystal  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (010) substrates. *Appl. Phys. Lett.* **2012**, *100*, 013504. [[CrossRef](#)]
115. Higashiwaki, M.; Sasaki, K.; Kamimura, T.; Hoi Wong, M.; Krishnamurthy, D.; Kuramata, A.; Masui, T.; Yamakoshi, S. Depletion-mode Ga<sub>2</sub>O<sub>3</sub> metal-oxide-semiconductor field-effect transistors on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (010) substrates and temperature dependence of their device characteristics. *Appl. Phys. Lett.* **2013**, *103*, 123511. [[CrossRef](#)]
116. Sasaki, K.; Higashiwaki, M.; Kuramata, A.; Masui, T.; Yamakoshi, S. Si-Ion Implantation Doping in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and Its Application to Fabrication of Low-Resistance Ohmic Contacts. *Appl. Phys. Express* **2013**, *6*, 086502. [[CrossRef](#)]
117. Dang, G.T.; Kawaharamura, T.; Furuta, M.; Allen, M.W. Mist-CVD Grown Sn-Doped  $\alpha$ -Ga<sub>2</sub>O<sub>3</sub> MESFETs. *IEEE Trans. Electron Devices* **2015**, *62*, 3640–3644. [[CrossRef](#)]
118. Green, A.J.; Chabak, K.D.; Heller, E.R.; Fitch, R.C.; Baldini, M.; Fiedler, A.; Irmscher, K.; Wagner, G.; Galazka, Z.; Tetlak, S.E.; et al. 3.8-MV/cm Breakdown Strength of MOVPE-Grown Sn-Doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs. *IEEE Electron Device Lett.* **2016**, *37*, 902–905. [[CrossRef](#)]
119. Wong, M.H.; Sasaki, K.; Kuramata, A.; Yamakoshi, S.; Higashiwaki, M. Electron channel mobility in silicon-doped Ga<sub>2</sub>O<sub>3</sub> MOSFETs with a resistive buffer layer. *Jpn. J. Appl. Phys.* **2016**, *55*, 1202B9. [[CrossRef](#)]
120. Moser, N.A.; McCandless, J.P.; Crespo, A.; Leedy, K.D.; Green, A.J.; Heller, E.R.; Chabak, K.D.; Peixoto, N.; Jessen, G.H. High pulsed current density  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs verified by an analytical model corrected for interface charge. *Appl. Phys. Lett.* **2017**, *110*, 143505. [[CrossRef](#)]
121. Moser, N.; McCandless, J.; Crespo, A.; Leedy, K.; Green, A.; Neal, A.; Mou, S.; Ahmadi, E.; Speck, J.; Chabak, K.; et al. Ge-Doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs. *IEEE Electron Device Lett.* **2017**, *38*, 775–778. [[CrossRef](#)]
122. Wong, M.H.; Nakata, Y.; Kuramata, A.; Yamakoshi, S.; Higashiwaki, M. Enhancement-mode Ga<sub>2</sub>O<sub>3</sub> MOSFETs with Si-ion-implanted source and drain. *Appl. Phys. Express* **2017**, *10*, 041101. [[CrossRef](#)]
123. Zeng, K.; Wallace, J.S.; Heimburger, C.; Sasaki, K.; Kuramata, A.; Masui, T.; Gardella, J.A.; Singiseti, U. Ga<sub>2</sub>O<sub>3</sub> MOSFETs Using Spin-On-Glass Source/Drain Doping Technology. *IEEE Electron Device Lett.* **2017**, *38*, 513–516. [[CrossRef](#)]
124. Lv, Y.; Song, X.; He, Z.; Tan, X.; Zhou, X.; Wang, Y.; Gu, G.; Feng, Z. Ga<sub>2</sub>O<sub>3</sub> MOSFET Device with Al<sub>2</sub>O<sub>3</sub> Gate Dielectric. *J. Inorg. Mater.* **2018**, *33*, 976.
125. Kamimura, T.; Nakata, Y.; Wong, M.H.; Higashiwaki, M. Normally-Off Ga<sub>2</sub>O<sub>3</sub> MOSFETs With Unintentionally Nitrogen-Doped Channel Layer Grown by Plasma-Assisted Molecular Beam Epitaxy. *IEEE Electron Device Lett.* **2019**, *40*, 1064–1067. [[CrossRef](#)]
126. Liddy, K.J.; Green, A.J.; Hendricks, N.S.; Heller, E.R.; Moser, N.A.; Leedy, K.D.; Popp, A.; Lindquist, M.T.; Tetlak, S.E.; Wagner, G.; et al. Thin channel  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs with self-aligned refractory metal gates. *Appl. Phys. Express* **2019**, *12*, 126501. [[CrossRef](#)]
127. Mun, J.-K.; Cho, K.; Chang, W.; Lee, H.; Bae, S.; Kim, J.; Sung, H. High Voltage  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Power Metal-Oxide-Semiconductor Field-Effect Transistors. *J. Korean Inst. Electr. Electron. Mater. Eng.* **2019**, *32*, 201–206.
128. Cho, K.J.; Mun, J.-K.; Chang, W.; Jung, H.-W. Characteristics of Circular  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs with High Breakdown Voltage (>1000 V). *J. Korean Inst. Electr. Electron. Mater. Eng.* **2020**, *33*, 78–82.
129. He, M.; Zeng, F.; Cheng, W.-C.; Wang, Q.; Yu, H.; Ang, K.W. Beta-Ga<sub>2</sub>O<sub>3</sub> MOSFET Device Optimization via TCAD. In Proceedings of the 2020 4th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), Penang, Malaysia, 6–21 April 2020; pp. 1–4.
130. Lv, Y.; Liu, H.; Wang, Y.; Fu, X.; Ma, C.; Song, X.; Zhou, X.; Zhang, Y.; Dong, P.; Du, H.; et al. Oxygen annealing impact on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs: Improved pinch-off characteristic and output power density. *Appl. Phys. Lett.* **2020**, *117*, 133503. [[CrossRef](#)]
131. Madadi, D.; Orouji, A.A. New high-voltage and high-speed  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MESFET with amended electric field distribution by an insulator layer. *Eur. Phys. J. Plus* **2020**, *135*, 578. [[CrossRef](#)]



132. Park, T.H.; Yang, J.Y.; Ma, J.; Yoo, G. Impact of ALD HfO<sub>2</sub> Gate-Oxide Geometries on the Electrical Properties and Single-Event Effects of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs: A Simulation Study. *J. Korean Phys. Soc.* **2020**, *77*, 317–322. [[CrossRef](#)]
133. Seo, D.-H.; Kim, Y.-H.; Shin, Y.-J.; Lee, M.-H.; Jeong, S.-M.; Bae, S.-Y. Characteristics of MOSFET Devices with Polycrystalline-Gallium-Oxide Thin Films Grown by Mist-CVD. *J. Korean Inst. Electr. Electron. Mater. Eng.* **2020**, *33*, 427–431.
134. Jeong, Y.J.; Yang, J.Y.; Lee, C.H.; Park, R.; Lee, G.; Chung, R.B.K.; Yoo, G. Fluorine-based plasma treatment for hetero-epitaxial  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs. *Appl. Surf. Sci.* **2021**, *558*, 149936. [[CrossRef](#)]
135. Wang, C.; Gong, H.; Lei, W.; Cai, Y.; Hu, Z.; Xu, S.; Liu, Z.; Feng, Q.; Zhou, H.; Ye, J.; et al. Demonstration of the p-NiO<sub>x</sub> /n-Ga<sub>2</sub>O<sub>3</sub> Heterojunction Gate FETs and Diodes With BV<sup>2</sup> /R O<sub>n,sp</sub> Figures of Merit of 0.39 GW/cm<sup>2</sup> and 1.38 GW/cm<sup>2</sup>. *IEEE Electron Device Lett.* **2021**, *42*, 485–488. [[CrossRef](#)]
136. Hwang, W.S.; Verma, A.; Peelaers, H.; Protasenko, V.; Rouvimov, S.; Xing, H.; Seabaugh, A.; Haensch, W.; de Walle, C.V.; Galazka, Z.; et al. High-voltage field effect transistors with wide-bandgap  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nanomembranes. *Appl. Phys. Lett.* **2014**, *104*, 203111. [[CrossRef](#)]
137. Noh, J.; Chowdhury, P.R.; Segovia, M.; Alajlouni, S.; Si, M.; Charnas, A.R.; Huang, S.; Maize, K.; Shakouri, A.; Xu, X.; et al. Enhancement of Thermal Transfer From  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Nano-Membrane Field-Effect Transistors to High Thermal Conductivity Substrate by Inserting an Interlayer. *IEEE Trans. Electron Devices* **2022**, *69*, 1186–1190. [[CrossRef](#)]
138. Ahn, S.; Ren, F.; Kim, J.; Oh, S.; Kim, J.; Mastro, M.A.; Pearton, S.J. Effect of front and back gates on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nano-belt field-effect transistors. *Appl. Phys. Lett.* **2016**, *109*, 062102. [[CrossRef](#)]
139. Kim, J.; Oh, S.; Mastro, M.A.; Kim, J. Exfoliated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nano-belt field-effect transistors for air-stable high power and high temperature electronics. *Phys. Chem. Chem. Phys.* **2016**, *18*, 15760–15764. [[CrossRef](#)] [[PubMed](#)]
140. Tadjer, M.J.; Mahadik, N.A.; Wheeler, V.D.; Glaser, E.R.; Ruppalt, L.; Koehler, A.D.; Hobart, K.D.; Eddy, C.R.; Kub, F.J. Editors' Choice Communication—A (001)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with +2.9 V Threshold Voltage and HfO<sub>2</sub> Gate Dielectric. *ECS J. Solid State Sci. Technol.* **2016**, *5*, P468–P470. [[CrossRef](#)]
141. Kim, J.; Mastro, M.A.; Tadjer, M.J.; Kim, J. Quasi-Two-Dimensional h-BN/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Heterostructure Metal–Insulator–Semiconductor Field-Effect Transistor. *ACS Appl. Mater. Interfaces* **2017**, *9*, 21322–21327. [[CrossRef](#)]
142. Si, M.; Yang, L.; Zhou, H.; Ye, P.D.  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Nanomembrane Negative Capacitance Field-Effect Transistors with Steep Subthreshold Slope for Wide Band Gap Logic Applications. *ACS Omega* **2017**, *2*, 7136–7140. [[CrossRef](#)]
143. Yang, G.; Jang, S.; Ren, F.; Pearton, S.J.; Kim, J. Influence of High-Energy Proton Irradiation on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Nanobelt Field-Effect Transistors. *ACS Appl. Mater. Interfaces* **2017**, *9*, 40471–40476. [[CrossRef](#)]
144. Zhou, H.; Maize, K.; Noh, J.; Shakouri, A.; Ye, P.D. Thermodynamic Studies of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Nanomembrane Field-Effect Transistors on a Sapphire Substrate. *ACS Omega* **2017**, *2*, 7723–7729. [[CrossRef](#)]
145. Zhou, H.; Maize, K.; Qiu, G.; Shakouri, A.; Ye, P.D.  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on insulator field-effect transistors with drain currents exceeding 1.5 A/mm and their self-heating effect. *Appl. Phys. Lett.* **2017**, *111*, 092102. [[CrossRef](#)]
146. Zhou, H.; Si, M.; Alghamdi, S.; Qiu, G.; Yang, L.; Ye, P.D. High-Performance Depletion/Enhancement-mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on Insulator (GOOI) Field-Effect Transistors With Record Drain Currents of 600/450 mA/mm. *IEEE Electron Device Lett.* **2017**, *38*, 103–106. [[CrossRef](#)]
147. Bae, J.; Kim, H.W.; Kang, I.H.; Yang, G.; Kim, J. High breakdown voltage quasi-two-dimensional  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> field-effect transistors with a boron nitride field plate. *Appl. Phys. Lett.* **2018**, *112*, 122102. [[CrossRef](#)]
148. Kim, J.; Mastro, M.A.; Tadjer, M.J.; Kim, J. Heterostructure WSe<sub>2</sub>–Ga<sub>2</sub>O<sub>3</sub> Junction Field-Effect Transistor for Low-Dimensional High-Power Electronics. *ACS Appl. Mater. Interfaces* **2018**, *10*, 29724–29729. [[CrossRef](#)] [[PubMed](#)]
149. Ma, J.; Lee, O.; Yoo, G. Abnormal Bias-Temperature Stress and Thermal Instability of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Nanomembrane Field-Effect Transistor. *IEEE J. Electron Devices Soc.* **2018**, *6*, 1124–1128. [[CrossRef](#)]
150. Son, J.; Kwon, Y.; Kim, J.; Kim, J. Tuning the Threshold Voltage of Exfoliated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Flake-Based Field-Effect Transistors by Photo-Enhanced H<sub>3</sub>PO<sub>4</sub> Wet Etching. *ECS J. Solid State Sci. Technol.* **2018**, *7*, Q148–Q151. [[CrossRef](#)]
151. Bae, J.; Kim, H.W.; Kang, I.H.; Kim, J. Field-plate engineering for high breakdown voltage  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nanolayer field-effect transistors. *RSC Adv.* **2019**, *9*, 9678–9683. [[CrossRef](#)]
152. Chen, J.-X.; Li, X.-X.; Ma, H.-P.; Huang, W.; Ji, Z.-G.; Xia, C.; Lu, H.-L.; Zhang, D.W. Investigation of the Mechanism for Ohmic Contact Formation in Ti/Al/Ni/Au Contacts to  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Nanobelt Field-Effect Transistors. *ACS Appl. Mater. Interfaces* **2019**, *11*, 32127–32134. [[CrossRef](#)]
153. Feng, Z.; Cai, Y.; Yan, G.; Hu, Z.; Dang, K.; Zhang, Y.; Lu, Z.; Cheng, H.; Lian, X.; Xu, Y.; et al. A 800 V  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Metal–Oxide–Semiconductor Field-Effect Transistor with High-Power Figure of Merit of Over 86.3 MW cm<sup>-2</sup>. *Phys. Status Solidi A* **2019**, *216*, 1900421. [[CrossRef](#)]
154. Kim, J.; Tadjer, M.J.; Mastro, M.A.; Kim, J. Controlling the threshold voltage of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> field-effect transistors via remote fluorine plasma treatment. *J. Mater. Chem. C* **2019**, *7*, 8855–8860. [[CrossRef](#)]
155. Kim, S.; Kim, J. Electrical Properties of Thermally Annealed  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Metal–Semiconductor Field-Effect Transistors with Pt/Au Schottky Contacts. *ECS J. Solid State Sci. Technol.* **2019**, *8*, Q3122–Q3125. [[CrossRef](#)]
156. Lei, D.; Han, K.; Wu, Y.; Liu, Z.; Gong, X. Investigation on temperature dependent DC characteristics of gallium oxide metal-oxide-semiconductor field-effect transistors from 25 °C to 300 °C. *Appl. Phys. Express* **2019**, *12*, 041001. [[CrossRef](#)]

157. Li, Z.; Liu, Y.; Zhang, A.; Liu, Q.; Shen, C.; Wu, F.; Xu, C.; Chen, M.; Fu, H.; Zhou, C. Quasi-two-dimensional  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> field effect transistors with large drain current density and low contact resistance via controlled formation of interfacial oxygen vacancies. *Nano Res.* **2019**, *12*, 143–148. [CrossRef]
158. Ma, J.; Cho, H.J.; Heo, J.; Kim, S.; Yoo, G. Asymmetric Double-Gate  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Nanomembrane Field-Effect Transistor for Energy-Efficient Power Devices. *Adv. Electron. Mater.* **2019**, *5*, 1800938. [CrossRef]
159. Bae, J.; Kim, H.W.; Kang, I.H.; Kim, J. Dual-field plated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> nano-FETs with an off-state breakdown voltage exceeding 400 V. *J. Mater. Chem. C* **2020**, *8*, 2687–2692. [CrossRef]
160. Kim, J.; Kim, J. Monolithically Integrated Enhancement-Mode and Depletion-Mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MESFETs with Graphene-Gate Architectures and Their Logic Applications. *ACS Appl. Mater. Interfaces* **2020**, *12*, 7310–7316. [CrossRef]
161. Park, Y.; Ma, J.; Yoo, G.; Heo, J. Interface Trap-Induced Temperature Dependent Hysteresis and Mobility in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Field-Effect Transistors. *Nanomaterials* **2021**, *11*, 494. [CrossRef] [PubMed]
162. Wong, M.H.; Sasaki, K.; Kuramata, A.; Yamakoshi, S.; Higashiwaki, M. Anomalous Fe diffusion in Si-ion-implanted  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and its suppression in Ga<sub>2</sub>O<sub>3</sub> transistor structures through highly resistive buffer layers. *Appl. Phys. Lett.* **2015**, *106*, 032105. [CrossRef]
163. Ghosh, K.; Singiseti, U. Electron mobility in monoclinic  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>—Effect of plasmon-phonon coupling, anisotropy, and confinement. *J. Mater. Res.* **2017**, *32*, 4142–4152. [CrossRef]
164. Ahmadi, E.; Koksaldi, O.S.; Zheng, X.; Mates, T.; Oshima, Y.; Mishra, U.K.; Speck, J.S. Demonstration of  $\beta$ -(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> modulation doped field-effect transistors with Ge as dopant grown via plasma-assisted molecular beam epitaxy. *Appl. Phys. Express* **2017**, *10*, 071101. [CrossRef]
165. Krishnamoorthy, S.; Xia, Z.; Joishi, C.; Zhang, Y.; McGlone, J.; Johnson, J.; Brenner, M.; Arehart, A.R.; Hwang, J.; Lodha, S.; et al. Modulation-doped  $\beta$ -(Al<sub>0.2</sub>Ga<sub>0.8</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> field-effect transistor. *Appl. Phys. Lett.* **2017**, *111*, 023502. [CrossRef]
166. Zhang, Y.; Joishi, C.; Xia, Z.; Brenner, M.; Lodha, S.; Rajan, S. Demonstration of  $\beta$ -(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> double heterostructure field effect transistors. *Appl. Phys. Lett.* **2018**, *112*, 233503. [CrossRef]
167. Joishi, C.; Zhang, Y.; Xia, Z.; Sun, W.; Arehart, A.R.; Ringel, S.; Lodha, S.; Rajan, S. Breakdown Characteristics of  $\beta$ -(Al<sub>0.22</sub>Ga<sub>0.78</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> Field-Plated Modulation-Doped Field-Effect Transistors. *IEEE Electron Device Lett.* **2019**, *40*, 1241–1244. [CrossRef]
168. Zhang, Y.; Xia, Z.; Mcglone, J.; Sun, W.; Joishi, C.; Arehart, A.R.; Ringel, S.A.; Rajan, S. Evaluation of Low-Temperature Saturation Velocity in  $\beta$ -(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> Modulation-Doped Field-Effect Transistors. *IEEE Trans. Electron Devices* **2019**, *66*, 1574–1578. [CrossRef]
169. Song, K.; Zhang, H.; Fu, H.; Yang, C.; Singh, R.; Zhao, Y.; Sun, H.; Long, S. Normally-off AlN/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> field-effect transistors using polarization-induced doping. *J. Phys. D Appl. Phys.* **2020**, *53*, 345107. [CrossRef]
170. Wang, J.; Guo, H.; Zhu, C.-Z.; Cai, Q.; Yang, G.-F.; Xue, J.-J.; Chen, D.-J.; Tong, Y.; Liu, B.; Lu, H.; et al.  $\epsilon$ -Ga<sub>2</sub>O<sub>3</sub>: A Promising Candidate for High-Electron-Mobility Transistors. *IEEE Electron Device Lett.* **2020**, *41*, 1052–1055. [CrossRef]
171. Kalarickal, N.K.; Xia, Z.; Huang, H.-L.; Moore, W.; Liu, Y.; Brenner, M.; Hwang, J.; Rajan, S.  $\beta$ -(Al<sub>0.18</sub>Ga<sub>0.82</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> Double Heterojunction Transistor With Average Field of 5.5 MV/cm. *IEEE Electron Device Lett.* **2021**, *42*, 899–902. [CrossRef]
172. Ahmadi, E.; Koksaldi, O.S.; Kaun, S.W.; Oshima, Y.; Short, D.B.; Mishra, U.K.; Speck, J.S. Ge doping of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> films grown by plasma-assisted molecular beam epitaxy. *Appl. Phys. Express* **2017**, *10*, 041102. [CrossRef]
173. Wong, M.H.; Morikawa, Y.; Sasaki, K.; Kuramata, A.; Yamakoshi, S.; Higashiwaki, M. Characterization of channel temperature in Ga<sub>2</sub>O<sub>3</sub> metal-oxide-semiconductor field-effect transistors by electrical measurements and thermal modeling. *Appl. Phys. Lett.* **2016**, *109*, 193503. [CrossRef]
174. Russell, S.A.O.; Perez-Tomas, A.; McConville, C.F.; Fisher, C.A.; Hamilton, D.P.; Mawby, P.A.; Jennings, M.R. Heteroepitaxial Beta-Ga<sub>2</sub>O<sub>3</sub> on 4H-SiC for an FET With Reduced Self Heating. *IEEE J. Electron Devices Soc.* **2017**, *5*, 256–261. [CrossRef]
175. Chatterjee, B.; Zeng, K.; Nordquist, C.D.; Singiseti, U.; Choi, S. Device-Level Thermal Management of Gallium Oxide Field-Effect Transistors. *IEEE Trans. Compon. Packag. Manufact. Technol.* **2019**, *9*, 2352–2365. [CrossRef]
176. Kumar, N.; Joishi, C.; Xia, Z.; Rajan, S.; Kumar, S. Electrothermal Characteristics of Delta-Doped  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Metal-Semiconductor Field-Effect Transistors. *IEEE Trans. Electron Devices* **2019**, *66*, 5360–5366. [CrossRef]
177. Lei, D.; Han, K.; Wu, Y.; Liu, Z.; Gong, X. High Performance Ga<sub>2</sub>O<sub>3</sub> Metal-Oxide-Semiconductor Field-Effect Transistors on an AlN/Si Substrate. *IEEE J. Electron Devices Soc.* **2019**, *7*, 596–600. [CrossRef]
178. Mahajan, B.K.; Chen, Y.-P.; Noh, J.; Ye, P.D.; Alam, M.A. Electrothermal performance limit of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> field-effect transistors. *Appl. Phys. Lett.* **2019**, *115*, 173508. [CrossRef]
179. Noh, J.; Ye, P.D.; Alajlouni, S.; Tadjer, M.J.; Culbertson, J.C.; Bae, H.; Si, M.; Zhou, H.; Bermel, P.A.; Shakouri, A. High Performance  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Nano-Membrane Field Effect Transistors on a High Thermal Conductivity Diamond Substrate. *IEEE J. Electron Devices Soc.* **2019**, *7*, 914–918. [CrossRef]
180. Oh, J.; Ma, J.; Yoo, G. Simulation study of reduced self-heating in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET on a nano-crystalline diamond substrate. *Results Phys.* **2019**, *13*, 102151. [CrossRef]
181. Park, J.-H.; McClintock, R.; Jaud, A.; Dehzingi, A.; Razeghi, M. MOCVD grown  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> metal-oxide-semiconductor field effect transistors on sapphire. *Appl. Phys. Express* **2019**, *12*, 095503. [CrossRef]
182. Park, J.-H.; McClintock, R.; Razeghi, M. Ga<sub>2</sub>O<sub>3</sub> metal-oxide-semiconductor field effect transistors on sapphire substrate by MOCVD. *Semicond. Sci. Technol.* **2019**, *34*, 08LT01. [CrossRef]

183. Pomeroy, J.W.; Middleton, C.; Singh, M.; Dalcanale, S.; Uren, M.J.; Wong, M.H.; Sasaki, K.; Kuramata, A.; Yamakoshi, S.; Higashiwaki, M.; et al. Raman Thermography of Peak Channel Temperature in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs. *IEEE Electron Device Lett.* **2019**, *40*, 189–192. [[CrossRef](#)]
184. Xu, W.; Zhang, Y.; Hao, Y.; Wang, X.; Wang, Y.; You, T.; Ou, X.; Han, G.; Hu, H.; Zhang, S.; et al. First Demonstration of Waferscale Heterogeneous Integration of Ga<sub>2</sub>O<sub>3</sub> MOSFETs on SiC and Si Substrates by Ion-Cutting Process. In Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 7–11 December 2019; pp. 12.5.1–12.5.4.
185. Blumenschein, N.A.; Moule, T.; Dalcanale, S.; Mercado, E.; Singh, M.; Pomeroy, J.W.; Kuball, M.; Wagner, G.; Paskova, T.; Muth, J.F.; et al. Self-Heating Characterization of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Thin-Channel MOSFETs by Pulsed  $I - V$  and Raman Nanothermography. *IEEE Trans. Electron Devices* **2020**, *67*, 204–211. [[CrossRef](#)]
186. Chatterjee, B.; Song, Y.; Lundh, J.S.; Zhang, Y.; Xia, Z.; Islam, Z.; Leach, J.; McGray, C.; Ranga, P.; Krishnamoorthy, S.; et al. Electro-thermal co-design of  $\beta$ -(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> modulation doped field effect transistors. *Appl. Phys. Lett.* **2020**, *117*, 153501. [[CrossRef](#)]
187. Lee, D.; Kim, H.W.; Kim, J.; Moon, J.H.; Lee, G.; Kim, J. Ultra-Wide Bandgap  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Heterojunction Field-Effect Transistor Using p-Type 4H-SiC Gate for Efficient Thermal Management. *ECS J. Solid State Sci. Technol.* **2020**, *9*, 065006. [[CrossRef](#)]
188. Wang, Y.; Xu, W.; You, T.; Mu, F.; Hu, H.; Liu, Y.; Huang, H.; Suga, T.; Han, G.; Ou, X.; et al.  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs on the Si substrate fabricated by the ion-cutting process. *Sci. China Phys. Mech. Astron.* **2020**, *63*, 277311. [[CrossRef](#)]
189. Yuan, C.; Zhang, Y.; Montgomery, R.; Kim, S.; Shi, J.; Mauze, A.; Itoh, T.; Speck, J.S.; Graham, S. Modeling and analysis for thermal management in gallium oxide field-effect transistors. *J. Appl. Phys.* **2020**, *127*, 154502. [[CrossRef](#)]
190. Jia, X.; Hu, H.; Han, G.; Liu, Y.; Hao, Y. Analytical Model for the Channel Maximum Temperature in Ga<sub>2</sub>O<sub>3</sub> MOSFETs. *Nanoscale Res. Lett.* **2021**, *16*, 29. [[CrossRef](#)] [[PubMed](#)]
191. Montgomery, R.H.; Zhang, Y.; Yuan, C.; Kim, S.; Shi, J.; Itoh, T.; Mauze, A.; Kumar, S.; Speck, J.; Graham, S. Thermal management strategies for gallium oxide vertical trench-fin MOSFETs. *J. Appl. Phys.* **2021**, *129*, 085301. [[CrossRef](#)]
192. Shin, M.-C.; Lee, Y.-J.; Kim, D.-H.; Jung, S.-W.; Schweitz, M.A.; Shin, W.H.; Oh, J.-M.; Park, C.; Koo, S.-M. Improved Electrical Characteristics of Gallium Oxide/P-Epi Silicon Carbide Static Induction Transistors with UV/Ozone Treatment Fabricated by RF Sputter. *Materials* **2021**, *14*, 1296. [[CrossRef](#)]
193. Wang, Y.; Xu, W.; Han, G.; You, T.; Mu, F.; Hu, H.; Liu, Y.; Zhang, X.; Huang, H.; Suga, T.; et al. Channel Properties of Ga<sub>2</sub>O<sub>3</sub>-on-SiC MOSFETs. *IEEE Trans. Electron Devices* **2021**, *68*, 1185–1189. [[CrossRef](#)]
194. Mobtakeri, S.; Akaltun, Y.; Özer, A.; Kılıç, M.; Tüzemen, E.Ş.; Gür, E. Gallium oxide films deposition by RF magnetron sputtering; a detailed analysis on the effects of deposition pressure and sputtering power and annealing. *Ceram. Int.* **2021**, *47*, 1721–1727. [[CrossRef](#)]
195. Li, S.; Jiao, S.; Wang, D.; Gao, S.; Wang, J. The influence of sputtering power on the structural, morphological and optical properties of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thin films. *J. Alloys Compd.* **2018**, *753*, 186–191. [[CrossRef](#)]
196. Leone, S.; Fornari, R.; Bosi, M.; Montedoro, V.; Kirste, L.; Doering, P.; Benkhalifa, F.; Prescher, M.; Manz, C.; Polyakov, V.; et al. Epitaxial growth of GaN/Ga<sub>2</sub>O<sub>3</sub> and Ga<sub>2</sub>O<sub>3</sub>/GaN heterostructures for novel high electron mobility transistors. *J. Cryst. Growth* **2020**, *534*, 125511. [[CrossRef](#)]
197. Wong, M.H.; Sasaki, K.; Kuramata, A.; Yamakoshi, S.; Higashiwaki, M. Field-Plated Ga<sub>2</sub>O<sub>3</sub> MOSFETs With a Breakdown Voltage of Over 750 V. *IEEE Electron Device Lett.* **2016**, *37*, 4. [[CrossRef](#)]
198. Zeng, K.; Vaidya, A.; Singiseti, U. 1.85 kV Breakdown Voltage in Lateral Field-Plated Ga<sub>2</sub>O<sub>3</sub> MOSFETs. *IEEE Electron Device Lett.* **2018**, *39*, 1385–1388. [[CrossRef](#)]
199. Lv, Y.; Zhou, X.; Long, S.; Liang, S.; Song, X.; Zhou, X.; Dong, H.; Wang, Y.; Feng, Z.; Cai, S. Lateral source field-plated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with recorded breakdown voltage of 2360 V and low specific on-resistance of 560 m $\Omega$  cm<sup>2</sup>. *Semicond. Sci. Technol.* **2019**, *34*, 11LT02. [[CrossRef](#)]
200. Joishi, C.; Xia, Z.; Jamison, J.S.; Sohel, S.H.; Myers, R.C.; Lodha, S.; Rajan, S. Deep-Recessed  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Delta-Doped Field-Effect Transistors With *In Situ* Epitaxial Passivation. *IEEE Trans. Electron Devices* **2020**, *67*, 4813–4819. [[CrossRef](#)]
201. Sharma, S.; Zeng, K.; Saha, S.; Singiseti, U. Field-Plated Lateral Ga<sub>2</sub>O<sub>3</sub> MOSFETs With Polymer Passivation and 8.03 kV Breakdown Voltage. *IEEE Electron Device Lett.* **2020**, *41*, 836–839. [[CrossRef](#)]
202. Lv, Y.; Zhou, X.; Long, S.; Song, X.; Wang, Y.; Liang, S.; He, Z.; Han, T.; Tan, X.; Feng, Z.; et al. Source-Field-Plated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET with Record Power Figure of Merit of 50.4 MW/cm<sup>2</sup>. *IEEE Electron Device Lett.* **2018**, *40*, 83–86. [[CrossRef](#)]
203. Mun, J.K.; Cho, K.; Chang, W.; Jung, H.-W.; Do, J. Editors' Choice—2.32 kV Breakdown Voltage Lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs with Source-Connected Field Plate. *ECS J. Solid State Sci. Technol.* **2019**, *8*, Q3079–Q3082. [[CrossRef](#)]
204. Lv, Y.; Liu, H.; Zhou, X.; Wang, Y.; Song, X.; Cai, Y.; Yan, Q.; Wang, C.; Liang, S.; Zhang, J.; et al. Lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs With High Power Figure of Merit of 277 MW/cm<sup>2</sup>. *IEEE Electron Device Lett.* **2020**, *41*, 537–540. [[CrossRef](#)]
205. Lv, Y.; Zhou, X.; Long, S.; Wang, Y.; Song, X.; Zhou, X.; Xu, G.; Liang, S.; Feng, Z.; Cai, S.; et al. Enhancement-Mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Metal-Oxide-Semiconductor Field-Effect Transistor with High Breakdown Voltage over 3000 V Realized by Oxygen Annealing. *Phys. Status Solidi RRL* **2020**, *14*, 1900586. [[CrossRef](#)]
206. Chen, W.-J.; Sun, R.-Z.; Peng, C.-F.; Zhang, B. High  $dV/dt$  immunity MOS controlled thyristor using a double variable lateral doping technique for capacitor discharge applications. *Chin. Phys. B* **2014**, *23*, 077307. [[CrossRef](#)]
207. Zhang, J.; Guo, Y.-F.; Yang, K.-M.; Huang, C.-Y.; Hu, F.-R. Modeling of the Variation of Lateral Doping (VLD) Lateral Power Devices via 1-D Analysis Using Effective Concentration Profile Concept. *IEEE J. Electron Devices Soc.* **2019**, *7*, 990–996. [[CrossRef](#)]

208. Qiao, M.; Zhuang, X.; Wu, L.-J.; Zhang, W.-T.; Wen, H.-J.; Zhang, B.; Li, Z.-J. Breakdown voltage model and structure realization of a thin silicon layer with linear variable doping on a silicon on insulator high voltage device with multiple step field plates. *Chin. Phys. B* **2012**, *21*, 108502. [[CrossRef](#)]
209. Zhou, X.; Liu, Q.; Xu, G.; Zhou, K.; Xiang, X.; He, Q.; Hao, W.; Jian, G.; Zhao, X.; Long, S. Realizing High-Performance  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFET by Using Variation of Lateral Doping: A TCAD Study. *IEEE Trans. Electron Devices* **2021**, *68*, 1501–1506. [[CrossRef](#)]
210. Neal, A.T.; Mou, S.; Lopez, R.; Li, J.V.; Thomson, D.B.; Chabak, K.D.; Jessen, G.H. Incomplete Ionization of a 110 meV Unintentional Donor in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and its Effect on Power Devices. *Sci. Rep.* **2017**, *7*, 13218. [[CrossRef](#)] [[PubMed](#)]
211. Chabak, K.D.; Moser, N.; Green, A.J.; Walker, D.E.; Tetlak, S.E.; Heller, E.; Crespo, A.; Fitch, R.; McCandless, J.P.; Leedy, K.; et al. Enhancement-mode Ga<sub>2</sub>O<sub>3</sub> wrap-gate fin field-effect transistors on native (100)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate with high breakdown voltage. *Appl. Phys. Lett.* **2016**, *109*, 213501. [[CrossRef](#)]
212. Chabak, K.D.; McCandless, J.P.; Moser, N.A.; Green, A.J.; Mahalingam, K.; Crespo, A.; Hendricks, N.; Howe, B.M.; Tetlak, S.E.; Leedy, K.; et al. Recessed-Gate Enhancement-Mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs. *IEEE Electron Device Lett.* **2018**, *39*, 67–70. [[CrossRef](#)]
213. Wong, H.Y.; Braga, N.; Mickevicius, R.V.; Ding, F. Normally-OFF dual-gate Ga<sub>2</sub>O<sub>3</sub> planar MOSFET and FinFET with high ION and BV. In Proceedings of the 2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Chicago, IL, USA, 13–17 May 2018; pp. 379–382.
214. Wong, M.H.; Murakami, H.; Kumagai, Y.; Higashiwaki, M. Enhancement-Mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Current Aperture Vertical MOSFETs With N-Ion-Implanted Blocker. *IEEE Electron Device Lett.* **2020**, *41*, 296–299. [[CrossRef](#)]
215. Hu, Z.; Nomoto, K.; Li, W.; Tanen, N.; Sasaki, K.; Kuramata, A.; Nakamura, T.; Jena, D.; Xing, H.G. Enhancement-Mode Ga<sub>2</sub>O<sub>3</sub> Vertical Transistors with Breakdown Voltage >1 kV. *IEEE Electron Device Lett.* **2018**, *39*, 869–872. [[CrossRef](#)]
216. Dong, H.; Long, S.; Sun, H.; Zhao, X.; He, Q.; Qin, Y.; Jian, G.; Zhou, X.; Yu, Y.; Guo, W.; et al. Fast Switching  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Power MOSFET with a Trench-Gate Structure. *IEEE Electron Device Lett.* **2019**, *40*, 1385–1388. [[CrossRef](#)]
217. Sasaki, K.; Thieu, Q.T.; Wakimoto, D.; Koishikawa, Y.; Kuramata, A.; Yamakoshi, S. Depletion-mode vertical Ga<sub>2</sub>O<sub>3</sub> trench MOSFETs fabricated using Ga<sub>2</sub>O<sub>3</sub> homoepitaxial films grown by halide vapor phase epitaxy. *Appl. Phys. Express* **2017**, *10*, 124201. [[CrossRef](#)]
218. Hu, Z.; Nomoto, K.; Li, W.; Zhang, Z.; Tanen, N.; Thieu, Q.T.; Sasaki, K.; Kuramata, A.; Nakamura, T.; Jena, D.; et al. Breakdown mechanism in 1 kA/cm<sup>2</sup> and 960 V E-mode  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> vertical transistors. *Appl. Phys. Lett.* **2018**, *113*, 122103. [[CrossRef](#)]
219. Wong, M.H.; Goto, K.; Morikawa, Y.; Kuramata, A.; Yamakoshi, S.; Murakami, H.; Kumagai, Y.; Higashiwaki, M. All-ion-implanted planar-gate current aperture vertical Ga<sub>2</sub>O<sub>3</sub> MOSFETs with Mg-doped blocking layer. *Appl. Phys. Express* **2018**, *11*, 064102. [[CrossRef](#)]
220. Kotecha, R.; Metzger, W.; Mather, B.; Narumanchi, S.; Zakutayev, A. Modeling and Analysis of Gallium Oxide Vertical Transistors. *ECS J. Solid State Sci. Technol.* **2019**, *8*, Q3202–Q3205. [[CrossRef](#)]
221. Li, W.; Nomoto, K.; Hu, Z.; Nakamura, T.; Jena, D.; Xing, H.G. Single and multi-fin normally-off Ga<sub>2</sub>O<sub>3</sub> vertical transistors with a breakdown voltage over 2.6 kV. In Proceedings of the 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 7–11 December 2019; pp. 12.4.1–12.4.4.
222. Park, J.; Hong, S.-M. Simulation Study of Enhancement Mode Multi-Gate Vertical Gallium Oxide MOSFETs. *ECS J. Solid State Sci. Technol.* **2019**, *8*, Q3116–Q3121. [[CrossRef](#)]
223. Wong, M.H.; Goto, K.; Murakami, H.; Kumagai, Y.; Higashiwaki, M. Current Aperture Vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs Fabricated by N- and Si-Ion Implantation Doping. *IEEE Electron Device Lett.* **2019**, *40*, 431–434. [[CrossRef](#)]
224. Higashiwaki, M.; Wong, M.H.; Goto, K.; Murakami, H.; Kumagai, Y. Vertical Gallium Oxide Transistors with Current Aperture Formed Using Nitrogen-Ion Implantation Process. In Proceedings of the 2020 4th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), Penang, Malaysia, 6–21 April 2020; pp. 1–3.
225. Wong, H.Y.; Tenkeu, A.C.F. Advanced TCAD Simulation and Calibration of Gallium Oxide Vertical Transistor. *ECS J. Solid State Sci. Technol.* **2020**, *9*, 035003. [[CrossRef](#)]
226. Jian, Z.A.; Mohanty, S.; Ahmadi, E. Switching Performance Analysis of 3.5 kV Ga<sub>2</sub>O<sub>3</sub> Power FinFETs. *IEEE Trans. Electron Devices* **2021**, *68*, 672–678. [[CrossRef](#)]