

Article



Research on a Non-PLL Control Strategy for a Flexible Fault Current Limiter and Its Application in Improving the FRT Capability of Microgrids

Feng Zheng ¹, Guojing Wu¹, Bo Qu², Xingyao Xiang ² and Song Zheng ^{1,*}

- ¹ College of Electrical Engineering and Automation, Fuzhou University, Fuzhou 350100, China
- ² Shiyan Power Supply Company, State Grid Hubei Electric Power Company, Shiyan 442000, China
- * Correspondence: s.zheng@fzu.edu.cn

Abstract: Aiming to achieve fault ride-through (FRT) in a microgrid under the condition of an asymmetric power grid, this paper proposes a scheme that applies the cascaded H-bridge flexible fault current limiter to realize both voltage regulation and current limiting at the point of common coupling (PCC). In order to overcome the instability of phase-locked loop (PLL) and its other problems, in the double-synchronous rotating coordinate system, the *dq*-axis components of each sequence electric quantity can be extracted without PLL by setting the rotational angular frequency of the coordinate axis to a given value. To eliminate the deviation between the set frequency and the actual frequency of the power grid, the calculation formula for the frequency of the rotating coordinate system is proposed. In this way, the set frequency can adaptively follow the actual frequency of the power grid, which ensures the effectiveness of the non-PLL scheme. Based on this, a sequence decomposition and compensation control strategy for the CHB-FFCL is presented. Finally, through the MATLAB/Simulink platform simulation, the effectiveness of the proposed strategy is verified and thereby shown to improve the FRT capability of microgrids under complex grid conditions.

Keywords: flexible fault current limiter; fault ride-through; no phase-locked loop; frequency correction; sequence decomposition and compensation control

1. Introduction

In recent years, with the development of renewable energy generation technology, microgrids using new energy sources have become effective ways to solve the conflict between energy demand and environmental protection. When a microgrid is connected to a grid, the protection device will disconnect the microgrid from the external grid if a fault occurs in the external power grid. However, when grid-connected power is high, the unplanned removal of a microgrid may lead to grid power imbalance and affect the safe and stable operation of the system; therefore, the microgrid system should have FRT capability to reduce the impact of off-grid events caused by external faults [1].

The fault current limiter (FCL) is an effective measure to limit short-circuit current in power systems. With the improvement of its power quality-control function, its application scenarios have been expanded. For microgrid systems, a FCL can limit fault current, reduce bus voltage sag and improve FRT capability.

At present, a considerable number of articles have reported research on superconducting FCLs to improve the FRT capability of microgrids [2–4]. The results show that FCLs of this sort can limit short-circuit current and improve the FRT of systems, but these FCLs have some problems, such as high dependence on cooling systems and long recovery times after operation. Relying on power electronic devices, the solid-state FCL has better controllability and fast action speed. However, limited by the device's low withstand voltage level and current withstand level, this type of FCL cannot be widely used at present [5–7]. The



Citation: Zheng, F.; Wu, G.; Qu, B.; Xiang, X.; Zheng, S. Research on a Non-PLL Control Strategy for a Flexible Fault Current Limiter and Its Application in Improving the FRT Capability of Microgrids. *Symmetry* **2022**, *14*, 2652. https://doi.org/ 10.3390/sym14122652

Academic Editor: Jan Awrejcewicz

Received: 30 October 2022 Accepted: 10 December 2022 Published: 15 December 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). current work on the abovementioned FCLs to enhance the FRT capability of microgrids mainly focuses on fault current limiting, and the voltage regulation capability of FCLs has not been studied in depth. In Ref. [8], a dynamic voltage restorer (DVR) with current limiting function was proposed which limits short-circuit current by inputting current limiting impedances in the grid during faults and switches to DVR working mode after the fault is cleared. However, this scheme still has some problems that need to be solved, such as high heat dissipation requirements and the insufficient withstand voltage of devices. In ref. [9], the cascaded H-bridge flexible fault current limiter (CHB-FFCL) was proposed, which is connected to the grid through capacitive coupling instead of a transformer, thereby reducing the device size of the FCL. In addition, the cascaded multi-level structure adopted has the advantages of large capacity, good output characteristics, flexible controllability, etc., and reduces the withstand voltage and current of a single power electronic device. Therefore, applying the CHB-FFCL to improve the FRT of a microgrid can overcome many practical application problems that beset traditional FCLs.

Since the negative sequence components of unbalanced grid voltage will have a serious impact on the quality of PCC voltage, it is of great importance to study the recovery control strategy for PCC voltage under the condition of unbalance [10]. In ref. [11], a PCC voltage control scheme based on a sliding mode structure was proposed which can reduce the impact of grid voltage disturbance on PCC voltage. However, this scheme did not consider the influence of grid unbalanced voltage.

Considering the three-phase independent structure of the CHB-FFCL and the flexible output characteristics of the multi-level inverter structure, the CHB-FFCL has advantages in dealing with unbalanced grid faults. Usually, the realization of its control requires the obtainment of amplitude and phase angle information on the electric quantities through PLL. However, the feedback control-based PLL technique suffers from weak antiinterference capability and poor dynamic performance [12], especially in the case of an unbalanced power grid. For this reason, many scholars have proposed improved schemes for PLL. In ref. [13], the first-order low-pass filter (LPF) was used in the control structure of the traditional PLL to eliminate the impact of negative sequence or harmonic voltage components, but the delay and phase offset of the LPF affected the identification speed of the PLL. Therefore, in ref. [14], a notch filter was used to replace the first-order LPF to improve the stability of PLL. However, if the grid voltage contains multiple disturbance components, it is necessary to connect multiple notch filters with different frequencies in series, which increases the difficulty of PLL implementation and computational burden. In ref. [15], a positive-sequence fundamental frequency voltage component extraction method based on a differential equation was proposed which ensures that PLL is free from the influence of non-ideal voltage components. However, due to the differential calculation involved, the anti-interference performance of the system is reduced. The abovementioned improvement scheme increases the order of PLL and the poles of the original closed-loop transfer function, which may reduce the stability margin for PLL and cause instability in PLL. In addition, impedance modeling analysis shows that the introduction of PLL increases the coupling between system parameters in a grid-connected inverter system. Moreover, the increase in proportional or integral parameters in PLL will lead to large amplitude and phase fluctuations in the fundamental frequencies of the inverter impedance characteristics, which will lead to potential system stability problems [16,17]. Therefore, it is necessary to study the inverter control scheme without PLL to overcome the abovementioned problems caused by PLL. In refs. [18,19], the control scheme for an inverter without PLL based on preset rotational frequency was studied which improved the operating performance of a DFIG in an unbalanced grid. However, this strategy cannot adapt to grid frequency offset.

To address these problems, this paper analyzes the principle of achieving FRT with the CHB-FFCL as the research object. The *dq*-axis components are extracted without PLL in a double synchronous rotating coordinate system by setting the rotation angular frequency of the coordinate axis. Aiming to solve the problem of the set frequency deviating from the

frequency of the grid, a calculation formula for frequency correction is derived. Through iterative correction, the set frequency can be corrected without feedback control. A sequence decomposition and compensation control strategy for the CHB-FFCL is presented. Finally, through simulation analysis, the effectiveness of the above strategy is verified.

2. The Topological Structure and Working Principle of the CHB-FFCL

The topology of the CHB-FFCL is shown in Figure 1, where U_S is the power supply on the distribution grid side and U_{MG} is the power source on the microgrid side. It adopts a three-phase independent inverter structure with independent control of each phase, aiming to reduce the coupling between the three phases and more flexibly cope with threephase unbalanced faults. In the figure, $C_{ai/bi/ci}$ and $L_{ai/bi/ci}$ (i = 1...m) are the filter partialvoltage capacitors and filter inductors of CHB-FFCL, n and m represent the number of cascades and the number of partial-voltage capacitors (also called the number of multiples) of each phase of the CHB-FFCL, and U_{dc} is the DC side voltage of the H-bridge inverter, which is supplied by the distributed generation (DG). By connecting m partial-voltage capacitors in series and connecting n H-bridge units in cascade, the voltage drop added to an individual power electronic device is greatly reduced, and it is also convenient to expand the capacity of the CHB-FFCL.



Figure 1. Topological structure of the CHB-FFCL.

Based on this topology, the operating principle of the CHB-FFCL for achieving both fault voltage recovery and fault current limitation is discussed.

Firstly, the regulation effect of the CHB-FFCL on PCC voltage when a fault occurs outside the microgrid is discussed.

As shown in Figure 2a, when a fault occurs outside the microgrid, the CHB-FFCL can be equivalent to a voltage-controlled voltage source (VCVS), which is shown in Figure 2b. The output voltage of the VCVS is $U_{\rm C}$, and for the fault point f the direction of $U_{\rm C}$ is opposite to the direction of the microgrid supply voltage $U_{\rm MG}$. The voltage of the bus W can be expressed as:

$$U_{\rm W} = U_{\rm f} + U_{\rm C} \tag{1}$$

where U_f is the voltage of bus W in case of a fault without the CHB-FFCL, and its value is equal to the voltage of short-circuit point f when the line impedance between the shortcircuit point f and bus W is not considered. It can be seen from Equation (1) that by controlling the output voltage U_C of the CHB-FFCL, the bus W voltage can be compensated,

thereby reducing the voltage sag of the PCC.



Figure 2. Schematic diagram of the CHB-FFCL voltage regulation principle (single-phase). (a) Grid connection diagram of the CHB-FFCL. (b) Equivalent circuit diagram of when a fault occurs.

Next, this paper analyzes the current limiting principle of the CHB-FFCL when a fault occurs. The system in Figure 1 can be equivalent to a complex power system shown in Figure 3, where G1 is the distribution network power endpoint and G2 is the microgrid power endpoint.



Figure 3. Complex power system diagram.

According to the symmetrical component method, the short-circuit fault current of this power system is analyzed using the general compound sequence network. Taking the two-phase (phase *b* and phase *c*) short-circuit fault at point f as an example and considering the boundary conditions, the short-circuit current expression of fault phase without the CHB-FFCL is obtained as follows:

$$\overset{\bullet}{I}_{fb} = -\overset{\bullet}{I}_{fc} = a^{2} \overset{\bullet}{I}_{f(1)} + a \overset{\bullet}{I}_{f(2)} = (a^{2} - a) \frac{\overset{\bullet}{U}_{f|0|}}{z_{\Sigma(1)} + z_{\Sigma(2)}} = -j\sqrt{3} \frac{\overset{\bullet}{U}_{f|0|}}{z_{\Sigma(1)} + z_{\Sigma(2)}}$$
(2)

where

$$\begin{cases} a = e^{j120^{\circ}} = -\frac{1}{2} + j\frac{\sqrt{3}}{2} \\ a^2 = e^{j240^{\circ}} = -\frac{1}{2} - j\frac{\sqrt{3}}{2} \end{cases}$$
(3)

and $I_{f(1)}$ and $I_{f(2)}$ represent the positive and negative sequence currents flowing into the fault point, respectively; $U_{f|0|}$ is the open-circuit voltage at point f when no fault occurs; and $z_{\sum(1)}$ and $z_{\sum(2)}$ are the positive sequence and negative sequence equivalent impedances viewed from fault point f, respectively.

The CHB-FFCL is switched on when a fault occurs, which is equivalent to connecting a voltage source whose value is k ($0 \le k \le 1$) $U_{f[0]}$ and whose direction is opposite to the power supply voltage in series, as shown in Figure 4. In this case, the open-circuit voltage at fault point f is reduced to 1-k times the original value, and the short-circuit current of the corresponding fault phase is reduced to:

$$\mathbf{I}_{fb} = -I_{fc} = a^2 \mathbf{I}_{f(1)} + a \mathbf{I}_{f(2)} = (a^2 - a) \frac{(1 - k) \dot{U}_{f|0|}}{z_{\Sigma(1)} + z_{\Sigma(2)}} = -j\sqrt{3} \frac{(1 - k) \dot{U}_{f|0|}}{z_{\Sigma(1)} + z_{\Sigma(2)}}$$
(4)



Figure 4. Currents and voltages at the fault point in the case of a two-phase short-circuit fault with the CHB-FFCL.

Similarly, when other types of short-circuit fault occur on the distribution network side, combined with ref. [20], the corresponding fault current expression after the CHB-FFCL input can be obtained according to the above analysis method. It can be seen from Figure 2 that the fault current is the current flowing through the PCC during the fault.

Comprehensive analysis shows that the structure of the CHB-FFCL ensures the control of output voltage, which helps to realize the dual function of voltage regulation and current limitation in case of a fault, thus improving the FRT capability of the microgrid.

3. The Non-PLL Control Principle of the CHB-FFCL in a Decoupled Double Synchronous Rotating Coordinate System

When designing the controller, compared with the scheme for controlling the AC signal in three-phase and two-phase stationary coordinates, converting the AC signal to the DC quantity in dq rotating coordinates for PI control can better realize the zero steady-state error characteristics of the control [21,22]. Ignoring coupling disturbance, when the load is only powered by CHB-FFCL, its *d*-axis voltage and current double closed loop control block diagram is shown in Figure 5. In the figure, $G_v(s)$ and $G_i(s)$ are PI regulators of voltage loop and current loop, respectively; the electric quantities with the subscript "refd" represent the corresponding *d*-axis reference values; the subscript "od" indicates the value of the load; and K_{pwm} is the inverter gain.



Figure 5. Block diagram of double closed-loop control for *d*-axis voltage and current.

The *q*-axis electrical quantities have the same control structure and each order's harmonic quantities can be controlled through the control loop, and the controlling vectors

are synthesized and outputted. Therefore, obtaining the *dq*-axis components of the electric quantity for each order is a prerequisite for realizing the above CHB-FFCL control strategy.

In this paper, the current is taken as the object of analysis, and the voltage component is subjected to the same analytical process.

Referring to the principle of the decoupled double synchronous reference frame phaselocked loop (DDSRF-PLL), positive sequence and negative sequence rotation coordinate systems are added to the static *abc* three-phase coordinate system, as shown in Figure 6. When the synchronization condition is reached, Equation (5) is established. After that, Equation (6) is transformed into Equation (7), so the required positive and negative sequence *dq*-axis DC electrical components can be extracted through the decoupling network and low-pass filter [23]. In addition, the decoupling network of the DDSRF-PLL cancels out the double frequency oscillations at 2ω in $i^*_{q_{DC}^{+1}}$ (feedback control estimates the current of the DDSRF-PLL); therefore, there is no need to reduce the control loop bandwidth, and the real amplitudes of the positive sequence and negative sequence components can be exactly detected. The amplitudes of positive sequence and negative sequence components can be obtained from Equation (8).

$$\omega' = \omega i \tag{5}$$

$$i_{abc} = \begin{bmatrix} i_a \\ i_b \\ i_c \end{bmatrix} = i_{abc}^{+1} + i_{abc}^{-1} = I^{+1} \begin{bmatrix} \cos(\omega t + \phi^{+1}) \\ \cos(\omega t - \frac{2\pi}{3} + \phi^{+1}) \\ \cos(\omega t + \frac{2\pi}{3} + \phi^{+1}) \end{bmatrix} + I^{-1} \begin{bmatrix} \cos(-\omega t + \phi^{-1}) \\ \cos(-\omega t - \frac{2\pi}{3} + \phi^{-1}) \\ \cos(-\omega t + \frac{2\pi}{3} + \phi^{-1}) \end{bmatrix}$$
(6)

$$i_{dq^{x}} = \begin{bmatrix} i_{d^{x}} \\ i_{q^{x}} \end{bmatrix} = I^{x} \begin{bmatrix} \cos(\phi^{x}) \\ \sin(\phi^{x}) \end{bmatrix} + I^{-x} \begin{bmatrix} \cos(-2x\omega t + \phi^{-x}) \\ \sin(-2x\omega t + \phi^{-x}) \end{bmatrix}, \quad (x = \pm 1)$$

$$\underbrace{DC} \qquad AC \qquad (7)$$

$$I^{x} = \sqrt{(I^{x}\cos(\phi^{x}))^{2} + (I^{x}\sin(\phi^{x}))^{2}} = \sqrt{(i_{d^{x}}DC)^{2} + (i_{q^{x}}DC)^{2}}, \quad (x = \pm 1)$$
(8)



Figure 6. Schematic diagram of asymmetric current vector decomposition and the double synchronous reference coordinate system.

DDSRF-PLL achieves the above synchronization conditions through PLL, but this method has problems, such as frequency oscillation and poor anti-interference. According to the national standard, the power frequency of the power grid is a stable quantity.

Therefore, the synchronization condition can be guaranteed by directly setting the rotation angular frequency of the rotating coordinate system to be equal to the angular frequency corresponding to the power frequency, so that the *dq*-axis DC electrical components can be extracted without PLL.

4. Frequency Adaptive Correction Strategy of The Proposed Non-PLL Method

The realization of the abovementioned non-PLL method and the corresponding control strategy presupposes that the given angular frequency ω' of the rotating coordinate system is the same as the angular frequency ω of the fundamental wave of the power grid, which requires the power frequency of the power grid to remain constant. However, in national regulations, the actual frequency of the power grid is not constant but fluctuates within a certain range. Taking the Chinese standard as an example, the nominal frequency of the power grid is 50 Hz, the frequency offset of high-capacity power grids cannot exceed ± 0.2 Hz and the frequency offset of low-capacity power grids can be relaxed to ± 0.5 Hz. Therefore, there is an error between the given ω' and the fundamental angular frequency of the power grid, and an adaptive correction of the frequency is required.

It is assumed that there is a deviation $\Delta \omega$ between the rotation angular frequency of the given positive sequence fundamental wave rotating coordinate system and the actual power grid fundamental wave rotation angular frequency ω , as shown in Equation (9):

(

$$\omega' = \omega - \Delta \omega \tag{9}$$

then

$$\theta' = (\omega - \Delta \omega)t$$
 (10)

Taking the positive sequence fundamental current into consideration, Equation (7) is converted into Equation (11), and, similarly, the same equation structure can be deduced when considering the negative sequence fundamental current.

$$i_{dq^{+1}} = \begin{bmatrix} i_{d^{+1}} \\ i_{q^{+1}} \end{bmatrix} = \underbrace{I^{+1} \begin{bmatrix} \cos(\Delta\omega t + \phi^{+1}) \\ \sin(\Delta\omega t + \phi^{+1}) \end{bmatrix}}_{AC1} + \underbrace{I^{-1} \begin{bmatrix} \cos(-2\omega t + \Delta\omega t + \phi^{-1}) \\ \sin(-2\omega t + \Delta\omega t + \phi^{-1}) \end{bmatrix}}_{AC2}$$
(11)

It can be seen from Equation (11) that in the case of deviation the *dq*-axis component is composed of two AC oscillation quantities. According to the Chinese national standard, the value of $\Delta \omega$ is within $[-\pi, \pi]$. Obviously, ω is much larger than $\Delta \omega$, and therefore the first AC quantity "AC1" in Equation (11) can be retained after passing through the low-pass filter. As a result, the decoupling network [23] regards the first AC quantity "AC1" in Equation (11) as the DC quantity obtained after filtering.

$$\begin{cases} i_{d_{_{\rm DC}}^{+1}}^{*} = i_{d^{+1}} - i_{d_{_{\rm DC}}^{-1}} \cdot \cos(2\theta') - i_{q_{_{\rm DC}}^{-1}} \cdot \sin(2\theta') \\ i_{q_{_{\rm DC}}^{+1}}^{*} = i_{q^{+1}} - i_{q_{_{\rm DC}}^{-1}} \cdot \cos(2\theta') + i_{d_{_{\rm DC}}^{-1}} \cdot \sin(2\theta') \end{cases}$$
(12)

Through the decoupling network, the decoupling expression of the positive sequence current is obtained, as shown in Equation (12). Inserting Equation (7), Equation (10) and the first AC quantity of Equation (11) into Equation (12), the estimated value of the dq-axis DC quantity can be obtained, as shown in Equation (13).

$$\begin{cases} i_{d_{DC}}^{*} = I^{+1} \cos(\Delta \omega t + \phi^{+1}) \\ i_{d_{DC}}^{*} = I^{+1} \sin(\Delta \omega t + \phi^{+1}) \end{cases}$$
(13)

From Equation (13), it is not difficult to see that, after decoupling, the obtained dq-axis DC estimator is the first AC component of Equation (11), which indicates that the

decoupling network is still applicable in the case of frequency deviation. However, the *dq*-axis components obtained in this case are AC components, and it is difficult to obtain the target electric quantity in the control of CHB-FFCL. Therefore, it is necessary to correct the given frequency.

According to the analysis of Equation (13), in the case of frequency deviation, the frequency deviation amount can be calculated by the dq-axis DC estimated value obtained without PLL, and the calculation formula is shown in Equation (14).

$$\Delta f = \frac{\Delta \omega}{2\pi} = \frac{1}{2\pi} \frac{d(\Delta \omega t + \phi^{+1})}{dt} = \frac{1}{2\pi} d \left(\arctan\left(\frac{u_{\text{DC}}^{+1}}{i_{\text{DC}}^{*}}\right) \right) / dt \tag{14}$$

The deviation of the given frequency between the actual power grid frequency can be determined by Equation (14), and so the adaptive correction of frequency can be realized.

It is worth noting that in the case of no feedback control on the given frequency, directly adding the correction amount calculated each time to the initial given frequency will lead to a large amplitude oscillation in the set frequency. Therefore, during frequency correction, the correction amount should only be superimposed on the initial given frequency the first time and then on the latest corrected frequency. The correction process is an iterative process, and the expression is shown as follows:

$$\begin{cases} f_{\text{set}}^{(0)} = f^{(0)} \\ f_{\text{set}}^{(1)} = f_{\text{set}}^{(0)} + \Delta f^{(0)} \\ f_{\text{set}}^{(2)} = f_{\text{set}}^{(1)} + \Delta f^{(1)} \\ \vdots \\ f_{\text{set}}^{(n)} = f_{\text{set}}^{(n-1)} + \Delta f^{(n-1)} \end{cases}$$
(15)

where $f_{\text{set}}^{(n)}$ is the set frequency after *n* times of correction; $f^{(0)}$ is the initial given frequency, which is usually taken as the power frequency of the power grid; and $\Delta f^{(n)}$ is the amount of deviation correction between $f_{\text{set}}^{(n)}$ and the actual grid frequency.

Based on the above analysis, combined with the inverter dual-loop control strategy [24], the sequence decomposition and compensation control strategy of the CHB-FFCL without PLL is obtained, as shown in Figure 7.



Figure 7. The overall control block diagram of the CHB-FFCL designed to achieve FRT.

Combining the control block diagram shown in Figure 5, ignoring the inductor's resistance, the open-loop transfer function of the control system can be obtained, as shown in Equation (16).

$$G_{\text{open}}(s) = \frac{G_v(s)G_i(s)K_{\text{pwm}}}{LCs^2 + G_i(s)K_{\text{pwm}}Cs + 1}$$
(16)

where

$$K_{\rm pwm} = \frac{U_{\rm dc}}{U_c} \tag{17}$$

$$G_v(s) = K_{vp} + \frac{2K_{vi}\omega_c s}{s^2 + 2\omega_c s + \omega_0^2}$$
(18)

$$G_i(s) = K_{ip} \tag{19}$$

and U_c is the amplitude of the triangular carrier wave, the value here being 1; ω_c is the bandwidth of the controller; and ω_0 is the resonant frequency.

Through this control strategy, the flexible control of the output voltage of the CHB-FFCL is realized, thereby improving the FRT capability of the microgrid in the case of asymmetric faults.

5. Simulation and Discussion

5.1. Effectiveness Analysis of the Proposed Non-PLL Strategy

The three-phase asymmetric fault was set in the simulated power grid, and the resultant current waveform is shown in Figure 8. In the figure, when there was no fault, the three-phase current amplitude was 10 A, and the initial phase angle was 0°. During 0.3–0.5 s, the positive sequence fundamental current and negative sequence fundamental current were injected into the power grid. The amplitude and initial phase angle of the former were 20 A and 45°, respectively. The amplitude and initial phase angle of the latter were 10 A and -15° , respectively. The three-phase asymmetric fault in the power grid could be simulated. DDSRF-PLL and the proposed non-PLL strategy were respectively used to extract the *dq*-axis components of the positive and negative sequence fundamental currents of the power grid.



Figure 8. Simulated three–phase current waveform in the case of an asymmetric fault in the power grid.

Since the proposed non-PLL scheme only needs to ensure that the angular frequency of the rotating coordinate system is equal to the angular frequency of the positive sequence fundamental electric quantity, it does not need to ensure that the initial phase angle is equal to it, which is different from the DDSRF-PLL method. Therefore, for the same asymmetric current vector, when the output values of the DDSRF-PLL and the proposed non-PLL scheme reach a steady state, their phase angles for the generated dual synchronous reference coordinate axis relative to the stationary coordinate axis of phase a are different, so the DC electrical quantity components extracted by the two methods are also different. However, for the same asymmetric electric quantity, the amplitudes of the positive sequence and negative sequence fundamental electric quantities obtained from Equation (8) are equal. Therefore, this study first compared the extracted amplitudes to verify the effectiveness of the proposed non-PLL scheme and set the DDSRF-PLL bandwidth to 38.4 Hz. The simulation results are shown in Figure 9.



Figure 9. Amplitude separation results for positive and negative sequence fundamental components of current. (a) Positive sequence fundamental component. (b) Negative sequence fundamental component.

It can be seen that the proposed non-PLL scheme and DDSRF-PLL could quickly extract the amplitudes of positive and negative sequence fundamental currents when a fault occurred (0.3 s), and the extracted results conformed to the parameters of the set fault (positive sequence fundamental current vector: $i^{+1} = 10\angle 0^\circ + 20\angle 45^\circ = 28\angle 30.36^\circ$ A; negative sequence fundamental current vector: $i^{-1} = 10\angle -15^\circ$). It can be seen from the detailed diagram that the proposed non-PLL scheme could reach the new stable state more quickly and smoothly than DDSRF-PLL. At the end of the fault, DDSRF-PLL was prone to oscillate for a long time, and the proposed non-PLL scheme still had good stability performance.

Then, the performances of these two methods were compared to extract each dq-axis DC component. The dq-axis DC components of each sequence current mapped in the double synchronous reference coordinate system were extracted, as shown in Figure 10. In the figure, Δt_1 and Δt_2 are, respectively, the transition times required for the non-PLL scheme and DDSRF-PLL to reach a new steady state when a fault occurs. Comparing Δt_1 and Δt_2 , the dynamic characteristics of the proposed scheme can be measured.

It can be seen from Figure 10a–d that the tracking results of other axes all satisfied the relationship $\Delta t_1 < \Delta t_2$, except that the q^+ -axis used for DDSRF-PLL feedback control satisfied the relationship $\Delta t_1 > \Delta t_2$ and the $|\Delta t_1 - \Delta t_2|$ value on the other three axes was obviously greater than that on the q^+ -axis. This shows that in case of a fault, given the premise that the control parameters of the DDSRF-PLL are appropriate (shown as the short transition time of the q^+ -axis), the DDSRF-PLL has a speed advantage only when detecting the DC components on the controlled axis and that the advantage is relatively insignificant, while the speed of reaching the steady state value in the other three axes is significantly slower than with the proposed non-PLL scheme. In addition, at the end of the fault, the DDSRF-PLL had large oscillations in the transition phase of the four axes, and the transition time was long. As a comparison, the proposed non-PLL scheme could still maintain a smooth and rapid transition with excellent dynamic characteristics.



Figure 10. Separation results for the positive and negative sequence components of current in the double synchronous reference coordinate system. (a) d^{+1} -axis. (b) q^{+1} -axis. (c) d^{-1} -axis. (d) q^{-1} -axis.

When phase jumps occur in electrical quantities, PLL based on feedback control is prone to instability, while the non-PLL scheme can better deal with phase jumps due to the fact that a feedback control loop is not required. In this study, the phase jumps of current in the three-phase unbalanced system were simulated and analyzed. The amplitudes of positive sequence and negative sequence fundamental currents were extracted through the non-PLL scheme and DDSRF-PLL, respectively, and the results are shown in Figure 11. The amplitude of the positive sequence fundamental current was 10 A, and the initial phase angle was 0°. Setting the negative sequence unbalance factor to 0%, 30%, 60% and 90%, respectively, we obtained simulation results with the corresponding labels "0", "1", "2" and "3". At 0.3 s, the phase of the positive sequence fundamental current jumped -60° ; the jump process can be clearly seen in Figure 11a. In the figure, trajectories 1 and 2 are current vector trajectories before and after phase jumps respectively. It can be seen from the extraction results for positive sequence and negative sequence fundamental amplitudes in Figure 11b,c that the impact of phase jumps on DDSRF-PLL was significantly greater than for the non-PLL scheme. With the increase in grid unbalance, the impact on DDSRF-PLL also increases. When the negative sequence unbalance factor is too large (such as 90%), DDSRF-PLL cannot recover to a stable state. As a comparison, the non-PLL scheme was less affected and could quickly self-recover to the stable operation state. With the increase in grid unbalance, the impact on the extraction of positive sequence components did not increase significantly. This scheme has good stability.

(a3)





Figure 11. Comparison of simulation results for phase jump faults occurring in the unbalanced power grid. (a0-a3) Trajectories of the current vector. (b0-b3) Comparison of amplitude extraction results for the positive sequence fundamental current. (c0-c3) Comparison of amplitude extraction results for the negative sequence fundamental current.

5.2. Effectiveness Verification of the Proposed Frequency Adaptive Correction Method

To verify the effectiveness of the proposed self-adaptable frequency rectifying method, it was assumed that a complex three-phase fault occurred in the power grid; its voltage waveform is shown in Figure 12. Within 0–2 s, the power grid operated normally without fault. Starting from 2 s, a negative sequence fundamental voltage component with an amplitude of 0.6 p.u. and an initial phase angle of -30° was superimposed on the normal voltage. The fundamental frequency of the power grid decreased to 49.5 Hz in 4 s and increased to 50.5 Hz in 8 s. The *dq*-axis components of each sequence voltage of the three-phase voltage signal were extracted and the simulation results are shown in Figure 13.



Figure 12. Voltage waveforms when a complex three – phase fault occurred.



Figure 13. Simulation result diagram of the effect of frequency correction. (**a**) Frequency correction value (compared to the initial set frequency). (**b**) The set frequency of the positive sequence fundamental wave rotating coordinate system. (**c**) Extraction results for the *dq*-axis components of each sequence voltage.

The deviation between the initially given frequency of the fundamental wave rotating coordinate system and the actual frequency of the power grid calculated by applying Equation (14) is shown in Figure 13a. It can be seen that the calculated correction value can accurately reflect the deviation. Using Equation (15), the calculated deviation value Δf was used to iteratively correct the set frequency, the correction of which started at 6 s. The set frequency obtained is shown in Figure 13b. It can be seen that the set frequency could quickly track the actual grid frequency after the correction. Based on the set frequency, the *dq*-axis components of each sequence voltage extracted by the non-PLL method are shown in Figure 13c. It is easy to see that when the initial set frequency is consistent with the grid frequency (0-4 s), the dq-axis components of each sequence voltage can be accurately and quickly extracted through the proposed non-PLL method. However, when the two frequencies were inconsistent (4–6 s), the dq-axis components extracted were AC electrical quantities, and it can be seen from the figure that the waveforms of these AC components conformed to Equation (13), which verifies the inference made in Section 4 that the decoupling network is still effective in the case of frequency deviation. Obviously, the *dq*-axis components extracted after frequency correction, which started at 6 s, are DC electrical quantities equal to the value at synchronization, which verifies the correctness of the frequency correction strategy. At the moment of 8 s, the actual frequency of the power grid suddenly changed from 49.5 Hz to 50.5 Hz (which is still within the change range of the Chinese national standard), and the set frequency was also rapidly adjusted to 50.5 Hz, which verifies the adaptive ability of the proposed frequency correction scheme.

5.3. Verification of the CHB-FFCL's Ability to Improve FRT in Microgrids

In order to verify the ability of the CHB-FFCL to improve FRT in the microgrid gridconnected system, a power system, shown in Figure 1, was built for simulation analysis. The system used three-phase, three-wire connection for power supply. In order to simplify the research, the microgrid only used energy storage for power supply. The main parameters of the simulation model are shown in Table 1. In addition, the sampling frequency of the simulation system was set to 100 kHz. The asymmetric short-circuit fault was set on the distribution network side for analysis.

Table 1. Main parameters of the system.

Equipment	Parameter	Value
CHB-FFCL	Filter capacitor/µF	0.5
	Filter inductor/mH	8
	Number of cascades	5
	Number of multiples	3
	DC voltage of H-bridge/V	750
	Modulator frequency/kHz	1.8
	Output power/MVA	0.125
	Voltage control loop Kvp, Kvi	1.5, 10
	Current control loop Kip	10
Distribution network system	Frequency/Hz	50
	Line voltage/kV	10.5
	Capacity of main transformer/MVA	10
Microgrid system	Frequency/Hz	50
	Line voltage/kV	10.5
	Capacity of main transformer/MVA	0.8

Based on the above parameters, the stability of the control system was analyzed first. According to the system's open-loop transfer function (Equation (16)), the Nyquist diagram shown in Figure 14 was obtained. Substituting the parameters, it could be deduced that the open-loop transfer function has no pole in the right half s plane, that is, the pole number p = 0. It can be seen from the enlarged view of Figure 14b that the trajectory does not surround the point (-1, j0), that is, N = 0. According to the Nyquist stability criterion, Z=P-N = 0, the closed-loop control system is stable and the set parameters were reasonable.



Figure 14. Nyquist diagram of the control system. (a) Full view. (b) Zoomed in (-4, 0).

In this paper, a *bc* two-phase short-circuit was selected for the analysis of an asymmetric fault. The simulation time was set to 0.6 s. The fault occurred at 0.3 s and disappeared at 0.5 s. The simulation waveform when the CHB-FFCL was not put into operation is shown

in Figure 15. It can be seen that the fault voltage and current had obvious three-phase unbalance. As transformer T2 in Figure 1 is connected by Y-D form, the *b*-phase voltage of the PCC rises, making the voltage and current waveform different from the normal *bc*-phase short-circuit waveform. The output power of the microgrid connected to the grid increased, and it was difficult for the output power to maintain the PQ control target value. To protect the local load and ensure the safety of the grid-connected inverter, the microgrid system may be switched to island operation.



Figure 15. Simulation waveforms for when a two-phase short-circuit fault occurs on the distribution network side. (a) The voltage of the PCC. (b) The current injected into the PCC. (c) Grid-connected output power of the microgrid.

The application of the CHB-FFCL for voltage regulation and fault current limiting can improve the FRT capability of the microgrid in the case of an external fault. In order to compare the DDSRF-PLL with the proposed non-PLL scheme, this simulation first applied the DDSRF-PLL to provide DC component signals for the sequence decomposition and compensation control of the CHB-FFCL. The CHB-FFCL was switched on at the moment when a fault occurred (0.3 s) and switched off at the end of the fault (0.5 s). The simulation waveform on the microgrid side is shown in Figure 16.



Figure 16. Simulation waveform using DDSRF–PLL. (**a**) The voltage of the PCC. (**b**) The current injected into the PCC. (**c**) Grid–connected output power of the microgrid.

It can be seen from the figure that when the CHB-FFCL was put into operation the PCC voltage and current were soon controlled. However, when the system ran to 0.44 s, it became unstable, and the oscillation could not be eliminated until the fault ended, which indicated that the CHB-FFCL controlled by applying DDSRF-PLL can have a good control effect at the beginning of a fault but may not remain stable for a long time. The control

of the grid-connected output power also oscillated greatly with the system instability. In such a case, it is difficult for the grid-connected inverter to continue to operate in PQ control mode, and the microgrid may go off-grid and fail to achieve stable and long-term FRT.

As a comparison, the proposed non-PLL was used to provide control signals for the CHB-FFCL; the simulation waveform is shown in Figure 17. It can be seen from the figure that in this case, the CHB-FFCL could also quickly control the voltage and current of the PCC to ensure that the phase angle did not jump. Moreover, the effect of the CHB-FFCL could remain stable for a long time with good operation stability. As the non-PLL scheme does not have the problem of frequency oscillation, when the power grid transits from the end of the fault to the normal and stable state, the output compensation voltage of the CHB-FFCL is still accurate, which can assist the power grid in transitioning to the stable operation state smoothly. When the power grid is stable, the CHB-FFCL is switched off (the CHB-FFCL was switched off at 0.52 s here) and its switch-off action will not impact the system. In addition, the negative sequence unbalance factors of the compensated PCC voltage and current were both within 2%, so the waveform quality meets the requirements of the Chinese national standard. The grid-connected output power of the microgrid is maintained at a constant value, meeting the requirements of microgrid PQ control, and the FRT of the microgrid is realized.



Figure 17. Simulation waveform using the proposed non–PLL scheme. (**a**) The voltage of the PCC. (**b**) The current injected into the PCC. (**c**) Negative sequence unbalance factor of the PCC voltage and current. (**d**) Grid–connected output power of the microgrid.

6. Conclusions

This paper has proposed a scheme to improve the FRT capability of microgrids by using the CHB-FFCL to reduce the impact of faults in external power grids on microgrids. The main conclusions are as follows:

(1) Based on a cascaded inverter structure, the CHB-FFCL has good withstand voltage level and dynamic output characteristics. It can realize voltage regulation and current limiting functions, thus assisting the microgrid to realize FRT.

(2) By setting the angular frequency of the positive sequence fundamental rotating coordinate system so that it is consistent with the power frequency of the power grid, the *dq*-axis DC components of each of the sequence electrical quantities can be extracted without PLL. When there is a deviation between the set frequency and the actual frequency of the power grid, the decoupling network is still effective. Therefore, the correction value of the frequency can be calculated from the AC components of the *dq*-axis electrical quantities so

17 of 18

as to realize the iterative correction of the frequency. The frequency adaptive correction ability of the proposed non-PLL scheme is guaranteed.

(3) Compared with DDSRF-PLL, the proposed non-PLL scheme does not have the defect of frequency oscillation, and because there is no need to design a controller it avoids the problem of complex parameter setting when designing the controller. At the same time, the dynamic response speed of the FCL control system was improved. The simulation results showed that the proposed non-PLL scheme ensured the accuracy of the control and had excellent tracking speed and stability. The CHB-FFCL, which uses non-PLL technology, can eliminate the impact of external asymmetry short-circuit faults on microgrid systems and improve the FRT capability of microgrid systems.

Author Contributions: Conceptualization, F.Z. and G.W.; methodology, G.W.; software, G.W.; validation, B.Q., X.X. and G.W.; formal analysis, F.Z.; investigation, G.W.; resources, F.Z.; data curation, G.W.; writing—original draft preparation, G.W.; writing—review and editing, F.Z.; visualization, G.W.; supervision, S.Z.; project administration, F.Z. All authors have read and agreed to the published version of the manuscript.

Funding: This research is supported by the science and technology project of the State Grid Hubei Corporation of China (Research on key technologies of distribution network considering dynamic planning of microgrids with mobile energy storage, 5215C0220001).

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Conflicts of Interest: The authors declare no conflict of interest.

References

- Yang, Y.; Blaabjerg, F.; Zou, Z. Benchmarking of Grid Fault Modes in Single-Phase Grid-Connected Photovoltaic Systems. *IEEE Trans. Ind. Appl.* 2013, 49, 2167–2176. [CrossRef]
- 2. Firouzi, M.; Gharehpetian, G.B. Improving Fault Ride-Through Capability of Fixed-Speed Wind Turbine by Using Bridge-Type Fault Current Limiter. *IEEE Trans. Energy Convers.* **2013**, *28*, 361–369. [CrossRef]
- 3. Rashid, G.; Ali, M.H. A modified bridge-type fault current limiter for fault ride-through capacity enhancement of fixed speed wind generator. *IEEE Trans. Energy Convers.* **2014**, *29*, 527–534.
- Alam, M.S.; AL-Ismail, F.S.; Abido, M.A.; Hossain, M.A. Fault current limiter of VSC-HVDC systems using variable resistive bridge controller. *Ain Shams Eng. J.* 2021, *3*, 2643–2654. [CrossRef]
- Zhang, Y.; Dougal, R.A. State of the art of fault current limiters and their applications in smart grid. In Proceedings of the 2012 IEEE Power and Energy Society General Meeting, San Diego, CA, USA, 22–26 July 2012; pp. 1–6.
- 6. Safaei, A.; Zolfaghari, M.; Gilvanejad, M.; Ghare-hpetian, G.B. A survey on fault current limiters: Development and technical aspects. *Int. J. Electr. Power Energy Syst.* 2020, 118, 105729. [CrossRef]
- Yang, M.; Wang, X.; Sima, W.; Yuan, T.; Sun, P.; Liu, H. Air-Core-Transformer-Based Solid-State Fault-Current Limiter for Bidirectional HVdc Systems. *IEEE Trans. Ind. Electron.* 2022, 69, 4914–4925. [CrossRef]
- 8. Shuai, Z.; Yao, P.; Shen, Z.J.; Tu, C.; Jiang, F.; Cheng, Y. Design Considerations of a Fault Current Limiting Dynamic Voltage Restorer (FCL-DVR). *IEEE Trans. Smart Grid* 2014, *6*, 14–25. [CrossRef]
- Shu, Z.; Chen, Y.; Deng, C.; Zheng, F.; Zhong, H. Pareto Optimal Allocation of Flexible Fault Current Limiter Based on Multi-Objective Improved Bat Algorithm. *IEEE Access* 2021, *9*, 12762–12778. [CrossRef]
- Keller, J.; Kroposki, B. Understanding Fault Characteristics of Inverter-Based Distributed Energy Resources; NREL/TP-550-46698; National Renewable Energy Laboratory: Golden, CO, USA, 2010.
- Mohamed YA, R.I.; El-Saadany, E.F. A control method of grid-connected PWM voltage source inverters to mitigate fast voltage disturbances. *IEEE Trans. Power Syst.* 2009, 24, 489–491. [CrossRef]
- Guo, X.; Liu, W.; Zhang, X.; Sun, X.; Lu, Z.; Guerrero, J.M. Flexible Control Strategy for Grid-Connected Inverter Under Unbalanced Grid Faults Without PLL. *IEEE Trans. Power Electron.* 2014, 30, 1773–1778. [CrossRef]
- Qiu, L.; Tang, J.; Cao, Y.; Luo, R.; Wanliang, X.; Lin, L. An Improved Phase-locked Loop Based on Second-order Generalized Integrator. *High Power Convert. Technol.* 2017, 02, 2095–3631.
- 14. Panda, R.K.; Mohapatra, A.; Srivastava, S.C. Enhancing Inertia of Solar Photovoltaic based Microgrid through Notch Filter based PLL in SRF Control. *IET Gener. Transm. Distrib.* **2019**, *14*, 379–388. [CrossRef]
- 15. Xu, H.; Hu, J.; He, Y. Operation of Wind-Turbine-Driven DFIG Systems Under Distorted Grid Voltage Conditions: Analysis and Experimental Validations. *IEEE Trans. Power Electron.* **2012**, *27*, 2354–2366. [CrossRef]

- Yang, H.; Nian, H. Stability analysis of grid-connected converter based on interconnected system impedance modeling under unbalanced grid conditions. In Proceedings of the International Conference on Electrical Machines & Systems, Hangzhou, China, 22–25 October 2014.
- Cespedes, M.; Jian, S. Modeling and mitigation of harmonic resonance between wind turbines and the grid. In Proceedings of the Energy Conversion Congress & Exposition, Phoenix, AZ, USA, 17–22 September 2011.
- Nian, H.; Cheng, P.; Zhu, Z.Q. Coordinated direct power control of DFIG system without phase-locked loop under unbalanced grid voltage conditions. *IEEE Trans. Power Electron.* 2016, *31*, 2905–2918. [CrossRef]
- 19. Cheng, P.; Nian, H. Direct power control of voltage source inverter in a virtual synchronous reference frame dur-ing frequency variation and network unbalance. *IET Power Electron.* **2016**, *9*, 502–511. [CrossRef]
- 20. Grainger, J.J.; Stevenson, W.D. Elements of Power System Analysis; McGraw-Hill: New York, NY, USA, 1994.
- Sun, Y.; Ma, M.; Ling, F.; Long, H.; Li, F.; Zhang, X. Fault Chain Diagnostic Method Based on Virtual Characteristic Quantity of dq-axis Currents for PV Grid-Connected In-verters. In Proceedings of the 2020 IEEE 9th International Power Electronics and Motion Control Conference (IPEMC2020-ECCE Asia), Nanjing, China, 29 November 2020–2 December 2020; pp. 688–692. [CrossRef]
- Zhichao, H.; Shengzhen, Y.; Hongyan, Y.; Xingming, F. A control method for SVPWM-based STATCOM using active-reactive current decouple under dq coordinate system. In Proceedings of the 2012 International Conference and Exposition on Electrical and Power Engineering, Iasi, Romania, 25–27 October 2012; pp. 191–196. [CrossRef]
- 23. Rodríguez, P.; Pou, J.; Bergas, J.; Candela, J.I.; Burgos, R.P.; Boroyevich, D. Decoupled Double Syn-chronous Reference Frame PLL for Power Converters Control. *IEEE Trans. Power Electron.* **2007**, *22*, 584–592. [CrossRef]
- Shi, J.; Li, S.; Zhao, N.; Niu, Q.; Xu, M. Research on Improved Double Loop Control of Three-phase Inverters with Output LC Filter. In Proceedings of the 2022 IEEE 5th International Electrical and Energy Conference (CIEEC), Nangjing, China, 27–29 May 2022; pp. 2244–2249. [CrossRef]