



# *Article* **Grid Harmonics Suppression for Three Phase Dual-Frequency Grid-Connected Inverter Based on Feedforward Compensation**

**Zhigang Chen 1,2 [,](https://orcid.org/0000-0003-2285-0383) Dongkai Ma <sup>2</sup> , Liyong Yang <sup>2</sup> , Shuo Liu <sup>2</sup> [,](https://orcid.org/0000-0001-7632-9273) Chaonan Tong 1,\* and Yifan Zhao <sup>2</sup>**

- <sup>1</sup> School of Automation and Electrical Engineering, University of Science and Technology Beijing, Beijing 100083, China; chenzhigang@ncut.edu.cn
- <sup>2</sup> College of Electrical and Control Engineering, North China University of Technology, Beijing 100144, China; mdk@mail.ncut.edu.cn (D.M.); yly@ncut.edu.cn (L.Y.); lius@ncut.edu.cn (S.L.); zhaoyifan@mail.ncut.edu.cn (Y.Z.)
- **\*** Correspondence: tcn@ustb.edu.cn

**Abstract:** Using a low pulse ratio, the electromagnetic interference and switching loss of an inverter can be effectively reduced, particularly in high-power applications. However, due to variations in grid impedance, it is a challenging task to achieve stable operation of an LCL-type grid-connected inverter (GCI) using the active damping method with low pulse ratio. Thus, a novel three-phase dual-frequency GCI is presented to ensure the symmetry of the output power and the stable operation of the system address stability issues. The proposed inverter topology in this article is composed of two inverters in parallel, which are, respectively, a power inverter unit (PIU) and an auxiliary harmonic elimination unit (AHEU). To reduce the switching loss and improve the inverter efficiency, the switching frequency of the PIU is relatively low, injecting current into the grid. Moreover, the feedforward compensation method is used in AHEU. AHEU operates at high switching frequency to generate a current component that is symmetrical with the ripple com-ponent, improving the power quality, without extracting the current harmonic as the current reference. The operating principle of feedforward compensation is explained, and a proper parameter design procedure is presented in this paper. Since L filters are used for the proposed inverter, the system can operate stably where the ratio of switching frequency to fundamental frequency is low. A 10 kW laboratory prototype was built. The experimental results showed that the grid current ripple could be effectively eliminated and the THD of the grid current was 3.01%. The proposed inverter has good stability in a weak grid, and the efficiency of the proposed inverter is 95.98% at rated current, which is 0.81% higher than the traditional GCI, effectively increasing the efficiency of the system.

**Keywords:** three-phase grid-connected inverter; current ripple; power quality

### **1. Introduction**

In recent years, photovoltaics has become one of the most promising energy sources due to its ease of installation, environmental friendliness and low maintenance costs [\[1](#page-16-0)[–4\]](#page-16-1). As a result, solar photovoltaic power generation systems have attracted a lot of attention. As an interface between generation systems and the grid, the grid-connected inverter (GCI) can inject high quality power into the grid.

To improve the quality of grid current, the inverter is connected to the grid through various filters, such as L, LC and LCL filters [\[5\]](#page-16-2). The L filter has the simplest structure and high reliability but only −20 dB/dec attenuation. As a result, using an L filter, a high switching frequency is needed by the inverter, or the inductance must have a large value to comply with grid standards such as IEEE929-2000 and IEEE 519 [\[6,](#page-16-3)[7\]](#page-16-4). It is not helpful for improving system efficiency and power density [\[8,](#page-16-5)[9\]](#page-16-6). The LC filter is used to increase the harmonic attenuation which has −40 dB/dec attenuation rate, but it is not usually used in GCIs, because the resonance frequency varies with the change in the grid inductance. Compared with the previous two, the LCL filter is advantageous with



**Citation:** Chen, Z.; Ma, D.; Yang, L.; Liu, S.; Tong, C.; Zhao, Y. Grid Harmonics Suppression for Three Phase Dual-Frequency Grid-Connected Inverter Based on Feedforward Compensation. *Symmetry* **2023**, *15*, 1517. [https://](https://doi.org/10.3390/sym15081517) [doi.org/10.3390/sym15081517](https://doi.org/10.3390/sym15081517)

Academic Editor: Christos Volos

Received: 16 June 2023 Revised: 28 July 2023 Accepted: 30 July 2023 Published: 1 August 2023



**Copyright:** © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/)  $4.0/$ ).

a harmonic attenuation rate of  $-60 \text{ dB}/\text{dec}$  [\[10\]](#page-16-7). Therefore, the LCL filter is an attractive solution in practical applications.

In [\[11\]](#page-16-8), an algorithm for LCL filter design was implemented by analyzing the interrelationships between parameters. Nevertheless, various constraints must be considered to calculate the range of each parameter, such as the reactive power, grid-connected current harmonics, and inductor current ripple [\[12–](#page-16-9)[14\]](#page-17-0). Inevitably, the design of the three-order LCL filter is extremely complex. It is worth noting that, even if the LCL filter is designed with various constraints, there are stability problems in the GCI due to the inherent resonance phenomenon of the LCL filter [\[15–](#page-17-1)[17\]](#page-17-2). Generally, active damping solutions are used to suppress the resonance of the LCL filter, which only change the control loops without damping resistance. In [\[18\]](#page-17-3), a filter-based damping method was proposed to prevent the resonance without additional sensors. Nevertheless, the variation in LCL filter resonance frequency had a significant influence on the stability. To increase the robustness, an additional state variable could be fed back. However, the digital control delay is generated by algorithm execution, which affects the characteristics of the virtual resistor. In addition, for high-power voltage source inverters (VSIs) with a low switching frequency, the ratio of switching to fundamental frequency is generally small [\[19](#page-17-4)[,20\]](#page-17-5). To improve stability, the crossover frequency of the filters was supposed to be much lower than the switching harmonics, but higher than the current control bandwidth [\[14,](#page-17-0)[21](#page-17-6)[–23\]](#page-17-7). It brings great challenges for the design of LCL filters [\[24\]](#page-17-8).

To solve the above-mentioned problems, a novel single-phase inverter was proposed in [\[25–](#page-17-9)[27\]](#page-17-10), which included two converters operating at different switching frequencies. One converter operated at low pulse ratio to inject current into the grid, while the other converter eliminated the grid current ripple with a high pulse ratio, using the feedforward compensation method. Thus, compared to the LCL inverter, the proposed inverter was highly robust concerning changes in grid impedance and grid voltage harmonics without the need for high current sampling accuracy. Furthermore, the power loss generated by the converter operating at a low switching frequency was significantly reduced. Accordingly, the efficiency of the inverter near the rated power was improved. However, the above research was aimed at single-phase GCI. Since three-phase systems have lower current per phase and lower hardware requirements than single-phase systems at the same power level, in high-power applications, three-phase GCIs are more appropriate. It is expected that the idea of the dual-frequency inverter is more suitable for the application of a three-phase inverter due to its lower switching losses.

In this paper, the topology of the three-phase GCI is proposed, the harmonic elimination principle is analyzed, and the control scheme based on feedforward compensation is proposed. In addition, the inverter parameter design method is proposed, including the inductance of the power inverter unit (PIU), the dc-link voltage of the auxiliary harmonic elimination unit (AHEU) and the inductance of the AHEU. The main contributions of this paper are given as follows:

- 1. The feedforward compensation method is used to control the AHEU to generate the output current which is symmetric with the current ripple of the PIU. Compared with an active power filter, it avoids extracting harmonics as current reference, which reduces the requirements for sampling accuracy and current control bandwidth.
- 2. A parameter design method for switching frequency and filter inductance is proposed considering system efficiency, and the influence of switching frequency and inductance changes on power loss is discussed. The experimental results verify that the proposed inverter has a significant improvement in efficiency.
- 3. A three-phase dual-frequency GCI topology is presented which consists of PIU and AHEU. The PIU operates at a low pulse ratio to reduce the switching loss, and electric energy is transmitted to the power grid by PIU. The AHEU operates at high switching frequency to improve power quality. Furthermore, the stability of the system under a weak grid is analyzed; the proposed inverter can address the stability issue of the LCL filter in low pulse-ratio VSIs with high power in weak grid.

The remainder of the paper is organized as follows. The topology and harmonic elimination principle is introduced in Section [2.](#page-2-0) In Section [3,](#page-4-0) a detailed introduction is given to the design method of the proposed inverter parameters. In Section [4,](#page-7-0) the analysis of stability under weak grid conditions is presented. In Section [5,](#page-8-0) the control scheme of the PIU and AHEU is presented, based on feedforward compensation. Section [6](#page-10-0) presents the experiment and simulation results and verifies the effectiveness of the theory and prototype.<br>In the final section, the final section, the final section is given by the final section, the final section, t In the final section, the conclusion is given.

The remainder of the paper is organized as follows. The topology and harmonic elim-

## <span id="page-2-0"></span>**2. Proposed Inverter's Topology and Principle of Operation 2. Proposed Inverter's Topology and Principle of Operation**

## *2.1. Proposed Topology 2.1. Proposed Topology*

As shown in Figure 1, the main circuit topology of the proposed inverter is presented, As shown in Figure [1,](#page-2-1) the main circuit topology of the proposed inverter is presented, which consists of a PIU and an AHEU. Here,  $\hat{V}_{dc1}$  and  $V_{dc2}$  are the dc-links of the PIU and AHEU,  $v_{gn}$  is the grid voltage of phase n,  $n = a$ , b, c. The filters of PIU and AHEU are  $L_{Pn}$ and  $L_{An}$ , respectively. To reduce the switching loss and improve the inverter efficiency, the switching frequency of the PIU is relatively low, injecting current into the grid. The AHEU generates the output current which is symmetric with the current ripple of the PIU. In addition, it operates at high switching frequency; hence, its current ripple is very low. As shown in Figure 1, t[he](#page-2-1) grid current is the sum of the AHEU current  $i_{An}$  and the PIU current  $i_{Pn}$  in each phase. So, the grid current does not include the current ripple generated by the PIU current, which guarantees the quality of the grid current. PIU current, which guarantees the quality of the grid current.

<span id="page-2-1"></span>

**Figure 1.** Proposed three-phase dual-frequency grid-connected inverter (GCI) topology. **Figure 1.** Proposed three-phase dual-frequency grid-connected inverter (GCI) topology.

Since the operating current of the AHEU is relatively low, the cost of switching ments and inductors is much lower than that of the PIU. Moreover, the proposed inverter elements and inductors is much lower than that of the PIU. Moreover, the proposed inverter does not primarily rely on filters to suppress ripple, indicating the total inductance can be does not primarily rely on filters to suppress ripple, indicating the total inductance can be reduced. Although the output voltage of the power inverter unit is used in the control reduced. Although the output voltage of the power inverter unit is used in the control loop of the AHEU, it can be estimated by drive signals without an additional voltage sampling circuit. The topology of the proposed inverter is similar to an active power filter [\[28\]](#page-17-11); thus, there has not been a significant increase in hardware costs, compared with existing

solutions. In addition, for the proposed inverter, extracting harmonics as current reference is avoided, which reduces the requirements for sampling accuracy. Therefore, although more devices are used in the proposed inverter, the cost will not significantly increase.

If the common dc-link is shared by the PIU and the AHEU, the circulating current is generated due to the differences in the two units of the switching frequency and other parameters [\[29\]](#page-17-12). The circulating current can increase power loss, distort the harmonics<br>
vertex is no circulation. In the traditional space-vector modulation. In the traditional space-vector model is of the output current and reduce the useful life of inverters [\[30](#page-17-13)[,31\]](#page-17-14). According to [\[30\]](#page-17-13), circulating current problems are more severe in space-vector modulation-controlled inverters. However, the circulating current is blocked with an isolated dc-link for the proposed in Figure 1. Compared with an isolated dc-link for the proposed inverter, so there is no circulating current with the traditional space-vector modulation. In Inverter, so there is no encluding current with the traditional space-vector modulation. In order to maintain the dc-link voltage of the AHEU  $V_{dc2}$ , the voltage loop is used in the control strategy. bility is greatly enhanced. Additionally, the system parameter design and the current con-

L filters are used in the proposed inverter, as shown in Figure [1.](#page-2-1) Compared with an LCL filter, there is no inherent filter resonance for an L filter. As a result, the system stability EQUE INTER, there is no inherent liner resonance for an E-liner. This a result, the system stating is greatly enhanced. Additionally, the system parameter design and the current control strategy can be simplified significantly. **u**<sub>*P*</sub> and **u**<sub>*A*</sub> can be expressed as  $\frac{1}{2}$ 

#### *2.2. Proposed Inverter's Principle of Harmonic Elimination*

In Figure [2,](#page-3-0) for the proposed inverter, neglecting the series resistances, the voltages  $u<sub>P</sub>$ and  $u_A$  can be expressed as

$$
u_P = u_{PL} + v_G \tag{1}
$$

$$
u_A = u_{AL} + v_G \tag{2}
$$

where  $u_P = \begin{bmatrix} u_{Pa} & u_{Pb} & u_{Pc} \end{bmatrix}^T$  and  $u_A = \begin{bmatrix} u_{Aa} & u_{Ab} & u_{Ac} \end{bmatrix}^T$  are the output voltages of PIU and AHEU,  $u_{PL} = \begin{bmatrix} u_{PLa} & u_{PLb} & u_{PLc} \end{bmatrix}^T$  and  $u_{AL} = \begin{bmatrix} u_{ALa} & u_{ALb} & u_{ALc} \end{bmatrix}^T$  are the voltages across the  $L_P$  and  $L_A$ ,  $\pmb{v}_g = \begin{bmatrix} v_{ga} & v_{go} & v_{gc} \end{bmatrix}^T$  are the grid voltages. The grid currents can be expressed as  $\frac{1}{2}$   $\frac{1}{2}$ 

$$
i_g = i_P + i_A \tag{3}
$$

where  $i_g = [i_{ga} \quad i_{gb} \quad i_{gc}]^T$ ,  $i_P = [i_{Pa} \quad i_{Pb} \quad i_{Pc}]^T$  and  $i_A = [i_{Aa} \quad i_{Ab} \quad i_{Ac}]^T$  are the output currents of inverter in PIU and AHEU, respectively. put currents of inverter in PIU and AHEU, respectively.

<span id="page-3-0"></span>

**Figure 2.** Equivalent circuit of the three phase dual-frequency GCI.

Since the PIU operates at a low pulse ratio, the output currents  $i<sub>P</sub>$  contain obvious current ripples. Then,  $i<sub>P</sub>$  can be resolved into fundamental component  $i<sub>Pf</sub>$  and current ripple component  $i_{Ps}$ , so  $i_p$  can be expressed as

$$
\dot{i}_P = \dot{i}_{Pf} + \dot{i}_{Ps} \tag{4}
$$

Similarly,  $u_{PL}$  can be resolved into fundamental component  $u_{Pf}$  and switching harmonic component *uPs*, i.e.,

$$
u_{PL} = u_{Pf} + u_{Ps} \tag{5}
$$

In the steady state, *iPf* can be expressed as

$$
\dot{\mathbf{i}}_{Pf} = \frac{1}{L_P} \int \mathbf{u}_{Pf} dt \tag{6}
$$

Correspondingly, *iPs* can be derived using (1), (4), (5) and (6), as follows

$$
\boldsymbol{i}_{Ps} = \frac{1}{L_P} \int \boldsymbol{u}_{Ps} dt = \frac{1}{L_P} \int \boldsymbol{u}_P - \boldsymbol{v}_g - L_P \frac{d\boldsymbol{i}_{Pf}}{dt} dt \tag{7}
$$

Then, from (3) and (7), the expression of grid current  $i_g$  can be obtained as

$$
\boldsymbol{i}_{g} = \boldsymbol{i}_{Pf} + \boldsymbol{i}_{A} + \frac{1}{L_{P}} \int \boldsymbol{u}_{P} - \boldsymbol{v}_{g} - L_{P} \frac{d\boldsymbol{i}_{Pf}}{dt} dt \tag{8}
$$

Since the switching frequency of the AHEU is far above than that of the PIU, the influence of high-frequency voltage harmonics on the output currents of the proposed inverter can be ignored.

To suppress current ripple, the ripple compensation voltage  $u_E$  is designed as

$$
u_E = -\frac{L_A}{L_P} \left( u_P - v_g - L_P \frac{dip_f}{dt} \right) + v_g \tag{9}
$$

From Figure [2,](#page-3-0) the  $i_A$  can be expressed as

$$
\dot{\mathbf{i}}_A = \frac{1}{L_A} \int \mathbf{u}_E - \mathbf{v}_g dt \tag{10}
$$

Substitute (10) and (9) into (8), the grid current  $i_g$  is

$$
i_g = i_{Pf} \tag{11}
$$

From (11), the current ripple component in  $i_{Ps}$  is completely eliminated by  $i_A$ . Obviously, the resonance phenomenon of the LCL-type GCI can be eliminated by the proposed inverter. In consequence, the system stability can be improved, and the control algorithm is simplified significantly.

#### <span id="page-4-0"></span>**3. Proposed Inverter's Parameter Design**

*3.1. Design of the PIU Filter Inductance L<sup>P</sup>*

Due to low switching frequency of the PIU, its current ripple is significant compared with rated current. When the current ripple increases, it leads to an increase in the switching stress of the power semiconductor devices and the inductor loss, which can reduce the efficiency of the inverter [\[32\]](#page-17-15). Accordingly, it is essential to limit the current ripple. In general, the current ripple is limited to no more than 20% of the grid current amplitude *Igm*. However, the amplitude of the current ripple is subjected to the filter inductance of the PIU. Therefore, the lower limit of the filter inductance  $L_p$  can be determined as follows

$$
L_P = \frac{V_{dc1}}{20\% \times 4\sqrt{3}I_{g\_{peak}fp}}
$$
(12)

where the *f<sup>P</sup>* is the switching frequency of the PIU.

### *3.2. Design of the AHEU Filter Inductance L<sup>A</sup>*

The series resistances of the filter inductor *L<sup>A</sup>* can be neglected. For the AHEU, the transfer function from iA to  $u_A$  is given as

$$
\frac{i_A(s)}{u_A(s)} = \frac{1}{L_A s} \tag{13}
$$

In this paper, the magnitude of 1/(*LA*S) <−50 dB at the switching frequency of the AHEU must be satisfied. Consequently, LA can be obtained as

$$
L_A = \frac{10^{2.5}}{2\pi f_A} \tag{14}
$$

#### *3.3. Design of the DC-Link Voltage of the AHEU*

In order that the current ripple can be eliminated by the output current of the AHEU completely, the dc-side voltage *Vdc*<sup>2</sup> of the AHEU should be larger than a certain voltage. In this paper, *Vdc*<sup>2</sup> is maintained at its reference *Vdc*<sup>2</sup> \* by the voltage control loop.

 $v_g$  and  $i_g$  can be expressed as

$$
\boldsymbol{v}_{g} = \begin{bmatrix} v_{ga} \\ v_{gb} \\ v_{gc} \end{bmatrix} = \begin{bmatrix} V_{gm}\cos\omega_{g}t \\ V_{gm}\cos(\omega_{g}t + \frac{2\pi}{3}) \\ V_{gm}\cos(\omega_{g}t + \frac{4\pi}{3}) \end{bmatrix}
$$
(15)

$$
\boldsymbol{i}_{g} = \begin{bmatrix} i_{ga} \\ i_{gb} \\ i_{gc} \end{bmatrix} = \begin{bmatrix} I_{gm} \cos \omega_{g} t \\ I_{gm} \cos(\omega_{g} t + \frac{2\pi}{3}) \\ I_{gm} \cos(\omega_{g} t + \frac{4\pi}{3}) \end{bmatrix}
$$
(16)

where  $V_{gm}$  and  $I_{gm}$  are the grid voltage and current amplitude, respectively,  $\omega_g$  is the angular frequency of the grid. According to (9) and (11), the ripple compensation voltage  $u_E$  can be expressed as

$$
u_E = \begin{bmatrix} V_m \cos(\omega_g t + \varphi) - \frac{L_A}{L_P} u_{Pa} \\ V_m \cos(\omega_g t + \frac{2\pi}{3} + \varphi) - \frac{L_A}{L_P} u_{Pb} \\ V_m \cos(\omega_g t + \frac{4\pi}{3} + \varphi) - \frac{L_A}{L_P} u_{Pc} \end{bmatrix}
$$
(17)

where

$$
V_m = \sqrt{\left[ (1 + L_A / L_P) V_{gm} \right]^2 + \left( L_A \omega_g I_{gm} \right)^2}
$$
 (18)

$$
\varphi = \tan^{-1} \frac{L_A \omega_g I_{gm}}{(1 + L_A / L_P) V_{gm}} \tag{19}
$$

Considering the different switch states of the PIU, the peak value of  $u_E$  can be expressed as

$$
u_{Em} \le V_m + \frac{2L_A}{3L_P} V_{dc1}
$$
\n
$$
\tag{20}
$$

According to the space vector pulse width modulation (SVPWM) technique, the dc-link voltage of the AHEU *Vdc*<sup>2</sup> should satisfy

$$
V_{dc2}^* \ge \sqrt{3}u_{Em} \tag{21}
$$

#### 3.4. Design of the Switching Frequency  $\theta$  inductance. Therefore, it is necessary to compute the impact of induction the impact of impact of impact of impact of impact of induction  $\theta$

The switching frequency of the two units is selected by combining the power loss and dead time of the inverter. The switching loss of the power electronic devices is increased with increasing the switching frequency, but the inductance of the filter decreases correspondingly with increasing the switching frequency, which may reduce the power loss on the inductance. Therefore, it is necessary to comprehensively consider the impact of switching frequency on switch loss and filter loss.

with increasing the switching frequency, but the inductance of the inductance of the filter decreases corresponding to the filter decreases corresponding to the filter decreases corresponding to the filter decreases corre

In Figure [3,](#page-6-0) the power loss at different switching frequencies of the PIU when the switching frequency of AHEU  $f_A$  is 60 kHz is shown. It can be seen that the power loss of the system is the lowest at about 6 kHz. However, the switching frequency of the GCI is usually set below 3 kHz in high-power applications. In order to simulate a high-power GCI and analyze the stability under low switching frequency, combined with the loss analysis results, a switching frequency of the PIU *f<sup>P</sup>* of 2.5 kHz was chosen in this paper. small because the *fA, the system was gradually decreased.* When the system was gradually decreased. When the system was gradually decreased. When the system was gradually decreased. When the system was gradually decreased

<span id="page-6-0"></span>

**Figure 3.** System loss curve at different switching frequencies of PIU when *f<sup>A</sup>* = 60 kHz and grid current is 21 A.

Figure [4](#page-6-1) shows the loss curve of the system at different switching frequencies of AHEU when the  $f_p$  was 2.5 kHz. From Figure [4,](#page-6-1) it can be seen that the change in  $f_A$  had no significant impact on the system loss, because the output currents of the AHEU were small. With increasing the *f<sub>A</sub>*, the loss of the system was gradually decreased. When the switching factor of PIU at different switching frequencies of PIU when *fC* w frequency was higher than 60 kHz, the total loss of system hardly changed. Considering the dead time effect of the power switching device, the *f<sup>A</sup>* is 60 kHz.

<span id="page-6-1"></span>

Figure 4. System loss curve at different switching frequencies of AHEU when  $f_P = 2.5$  kHz and grid current is 21 A. current is 21 A.

## <span id="page-7-0"></span>**4. Stability Analysis of Proposed Inverter 4. Stability Analysis of Proposed Inverter**

current is 21 A.

<span id="page-7-1"></span>The current control block diagram of the PIU is shown in Figure [5.](#page-7-1) From Figure [5,](#page-7-1)  $i_{Pref}$  is the current reference. G<sub>IP</sub>(s) is the current controller. The  $\Delta i_P$  is the error between  $i_{Pref}$  and  $i_P$ . G<sub>DP</sub>(s) is the system delay. K<sub>PWM</sub> is the gain of the inverter, which is equal to  $V_{dc1}/\sqrt{3}$ , G<sub>FP</sub>(s) is the grid voltage feedforward coefficient, which is equal to 1/ K<sub>PWM</sub>. Z<sub>g</sub> is the grid impedance.  $u_{PCC}$  is the voltage at the point of common coupling (PCC). The grid equivalent resistance can provide certain damping, which can improve the stability of the system. In order to discuss the most unstable conditions, only the influence of the grid inductance  $L_g$  is considered here; that is,  $Z_g = L_g$ s.



**Figure 5.** Current control block diagram of PIU. **Figure 5.** Current control block diagram of PIU.

The open-loop transfer function in Figur[e 5](#page-7-1) from ∆*i<sub>P</sub>* to *i<sub>P</sub>* can be expressed as

$$
G_{\Delta iP\_iP}(s) = \frac{K_{\text{PWMP}}G_{\text{DP}}(s)G_{\text{IP}}(s)}{L_{\text{PS}} + Z_{\text{S}} - K_{\text{PWMP}}Z_{\text{S}}G_{\text{DP}}(s)G_{\text{FP}}(s)}
$$
(22)

The Bode plots of  $G_{\Delta iP\_iP}$  under different grid conditions is shown in Figure [6.](#page-7-2) When  $L_g = 0$  mH, the PIU operates with an ideal grid, the phase margin (PM) of *G*<sub>∆*iP*\_*iP*</sub> is 51.3°. As *L*<sub>*g*</sub> increases, the PM of  $G_{\Delta iP\_iP}$  decreases slightly. When  $L_g = 1$  mH, the PM of  $G_{\Delta iP\_iP}$  is 47.1<sup> $\delta$ </sup>, and when  $L_g = 2$  mH, the PM of  $G_{\Delta iP\_iP}$  is 43.6°, indicating the PIU has good stability under weak grid conditions.

<span id="page-7-2"></span>

**Figure 6.** Bode plots of ∆\_ under different grid conditions. **Figure 6.** Bode plots of *G*∆*iP*\_*iP* under different grid conditions.

The current control block diagram of AHEU is the same as the PIU; the open-loop transfer function of the AHEU from  $\Delta i_A$  to  $i_A$  can be expressed as  $K_{\text{PWMA}}G_{\text{DA}}(s)G_{\text{IA}}(s)$ transfer function of the AHEU from  $\Delta i_A$  to  $i_A$  can be expressed as<br>  $G_{\Delta i A_i A}(s) = \frac{K_{\text{PWMA}} G_{\text{DA}}(s) G_{\text{IA}}(s)}{L_{\text{A}}(s) + Z_{\text{H}}(s) G_{\text{IM}}(s)}$ 

$$
G_{\text{AiA\_iA}}(s) = \frac{K_{\text{PWMA}}G_{\text{DA}}(s)G_{\text{IA}}(s)}{L_{A}s + Z_{g} - K_{\text{PWMA}}Z_{g}G_{\text{DA}}(s)G_{\text{FA}}(s)}
$$
(23)

The Bode plots of  $G_{\Delta iA\_iA}$  under different grid conditions is shown in Figure [7.](#page-8-1) When  $L_g = 0$  mH, the PM of  $G_{\Delta i A_{\perp} iA}$  and  $S_8$ . When  $L_g = 1$  mH, the PM is 67.5°, and when  $L_g^o = 2$  mH, the PM is 59.2°. According to Figures 6 and [7,](#page-8-1) the proposed inverter improved the stability. stability.

<span id="page-8-1"></span>

**Figure 7.** Bode plots of ∆\_ under different grid conditions. **Figure 7.** Bode plots of *G*∆*iA*\_*iA* under different grid conditions.

#### <span id="page-8-0"></span>**5. Proposed Inverter's Control Scheme**

A reference-frame transformation-based control scheme is used for dual-frequency three-phase GCI as shown in Figure [8.](#page-9-0) The control structure consists of two independent control loops which are the power control loop and the auxiliary control loop, respectively. The synchronous reference frame phase-locked loop is used to extract the phase angle  $\theta_g$  of the grid. The SVPWM is used to drive power electronic devices. Although the SVPWM algorithm has large amplitude harmonics near the switching frequency and its doubling frequency [\[33\]](#page-17-16), the SVPWM method has a higher DC voltage utilization and lower THD [\[34\]](#page-17-17). And there is significant flexibility in switching state selection [\[35\]](#page-17-18). In this paper, the SVPWM used can suppress the low-order harmonics significantly and decrease the requirement for a dc-link voltage. The lower capacitance of AHEU is available, reducing the system cost.

The power control loop is used to control the output currents  $i<sub>P</sub>$  to transfer active power to the grid. The output currents *i<sup>P</sup>* are transformed into the dq-reference frame. In Figure [8,](#page-9-0) *i*<sup>\*</sup><sub>gd</sub> and *i*<sup>\*</sup><sub>gq</sub> are the grid current references in the dq-reference frame. In the power control loop, the current references  $\hat{i}_{gd}$  and  $\hat{i}_{gq}$  are compared with  $i_{Pd}$  and  $i_{Pq}$ , respectively. The power current controller block consists of two proportional resonant (PR) regulators [\[36,](#page-17-19)[37\]](#page-17-20). *uPd* and *uPq* are the sum of the grid compensation voltages, outputs of the current controller and the coupling components, as shown in Figure  $8$ .

<span id="page-9-0"></span>

Figure 8. Block diagram of three-phase dual-frequency GCI.

The auxiliary control loop generates  $i_A$  to eliminate the current ripple generated by the PIU. Similarly, the auxiliary current controller block consists of two PR regulators. In addition, the dc-link voltage  $V_{dc2}$  is controlled by the auxiliary control loop to track its reference  $V^*_{dc2}$ . From Figure [8,](#page-9-0) the output of the voltage regulator AVR is  $i^*_{Ad}$  which is compared with *iAd*. The q-axis reference current *i \* Aq* is equal to zero.

It was noted that  $i_{Pf}$  can be approximated as  $i^*_{g}$  in steady state. In (9), the differential item *diPf/dt* can be substituted as:

$$
\frac{d\mathbf{i}_{Pf}}{dt} \approx \begin{bmatrix} -\omega_{g} I_{g}^{*} \sin \omega_{g} t \\ -\omega_{g} I_{g}^{*} \sin(\omega_{g} t + \frac{2\pi}{3}) \\ -\omega_{g} I_{g}^{*} \sin(\omega_{g} t + \frac{4\pi}{3}) \end{bmatrix}
$$
(24)

where  $I^*_{gm}$  is the reference amplitude of the grid current.

According to  $(9)$ , the ripple compensation voltages  $u_E$  can be determined by

$$
u_E = -\frac{L_A}{L_P} \left( \hat{u}_P - v_g - L_P \frac{d\mathbf{i}_g^*}{dt} \right) + v_g \tag{25}
$$

where the  $\hat{u}_P$  is the estimation of  $u_P$ . Since the control scheme of the proposed inverter is realized by one micro controller, the  $\hat{u}_P$  can be obtained by the drive signals of the PIU. The modulation signals of auxiliary control loop can be expressed as

$$
u_{Ad} = u_{ACCd} + \omega Li_{Aq} + u_{Ed} + v_{gd}
$$
  
\n
$$
u_{Aq} = u_{ACCq} - \omega Li_{Ad} + u_{Eq} + v_{gq}
$$
\n(26)

where  $u_{ACCd}$  and  $u_{ACCq}$  are the output of auxiliary current controllers,  $u_{Ed}$  and  $u_{Eq}$  represent the ripple compensation voltages in dq-reference frame, *ωLiAd*, *ωLiAq* and *vgd* and *vgq* are coupling components and grid compensation voltages, respectively.

For the above ripple elimination method, it is not necessary to sample the output voltage of the PIU. As a result, the hardware complexity of the control system can be reduced.  $i^*_{g}$  are current references rather than the measured values, thus, the differential item  $di^*_{g}/dt$  is a dc component which can eliminate the amplification effect of differential  $\frac{1}{2}$ items on the measurement of noise. It can improve the inverter performance. Consequently, compared with other methods extracting the harmonics as the reference, the proposed method is not necessary for the requirements of current sampling accuracy, pulse ratio of the PIU or current control bandwidth.

## <span id="page-10-0"></span>to verify the performance of the performance of the proposed inverter. The proposed inverter  $\mathbf{R}$  is shown in vertex of the proposed in vertex  $\mathbf{R}$  is shown in vertex of the proposed in vertex  $\mathbf{R}$  is shown in

duced. *i\**

A laboratory prototype of a 10 kW three-phase dual-frequency GCI was developed to verify the performance of the proposed inverter. The laboratory prototype is shown<br>in the PIU and in Figure [9.](#page-10-1) The IGBTs (IKW40N120T2) and the SiC-MOSFET (IMW120R220M1H) were In Figure 3. The RBB (IRW401N20T2) and the SE MOSTET (INWVIZ0R22607ITT) were<br>used in the PIU and the AHEU respectively. The controller of the proposed inverter is based on a digital controller (STM32F407ZET6) and CPLD (EPM1270T144C5N). The control algorithm shown in Figure  $8$  was implemented by digital controller, and CPLD was used to generate PWM signals to drive the power electronic devices. According to the modulated<br>signal generated from the ARM, the CPLD generated 12 gate pulses, which were fed to the signal generated from the ARM, the CPLD generated 12 gate pulses, which were fed to the respective eight switches of the proposed topology. The system parameters are listed in the respective eight switches of the proposed topology. The system parameters are listed T[ab](#page-10-2)le 1. The phase grid voltage (RMS) was 220 V, and the grid frequency was 50 Hz.

<span id="page-10-1"></span>

**Figure 9.** Photograph of the laboratory prototype. **Figure 9.** Photograph of the laboratory prototype.

<span id="page-10-2"></span>**Table 1.** Parameters of three-phase dual-frequency GCI. **Table 1.** Parameters of three-phase dual-frequency GCI.



#### *6.1. Suppression Effect of Current Ripple*

The simulation results of the PIU output currents  $i_p$ , grid currents  $i_g$  and phase-a AHEU output current *iAa* are shown in Figure [10a](#page-11-0),b,c, respectively. Figure [11](#page-12-0) shows the FFT analysis of the output current of the PIU and the grid current. From Figure [10a](#page-11-0), it can be observed that the output current ripple by the PIU was large, especially at the zero crossing. The THDs of *iPa* was 12.18%, and did not satisfy the grid standards, as shown in Figure [11.](#page-12-0) The peak-to-peak values of the AHEU output current in Figure [10b](#page-11-0) were relatively large near 0.205 s and 0.215 s, corresponding to the zero crossing of the phase-a PIU output current *iPa*. It indicates that the power quality was improved by the AEHU output current, according to the amplitude of the ripple component. It can be seen that the current ripple was suppressed effectively compared with  $i<sub>P</sub>$ , as shown in Figure 10c, particularly at the zero crossing. The improvement effect of the grid current could also be provened as a proven in Figure 2.11. The TID of the group 2.01% could clear a probe proven proven, as shown in Figure [11.](#page-12-0) The THD of *iga* was 3.91%, satisfying grid standards. shown in Figure 11. The THD of *iga* was 3.91%, satisfying grid standards.

output current *iPa*. It indicates that the power quality was improved by the AEHU output

<span id="page-11-0"></span>

**Figure 10.** The simulation of proposed inverter output currents. (**a**) PIU output currents *iP*, (**b**) grid currents *ig*, (**c**) phase-a AHEU output current *iAa*.



<span id="page-12-0"></span>currents *ig*, (**c**) phase-a AHEU output current *iAa*.

**Figure 11.** FFT analysis of the output current of PIU and grid current. (a) FFT of  $i_{Pa}$ ; (b) FFT of  $i_{ga}$ .

The PIU output currents  $i_P$ , AHEU output currents  $i_A$  and grid currents  $i_g$ , are shown in Figur[e 12](#page-12-1)a,b,c,d, respectively. In Figure [12a](#page-12-1), the RMS value of  $i<sub>P</sub>$  was about 15 A. The current ripples in the output currents of the PIU were significant. The three phase output currents of AHEU  $i_A$  are shown in Figur[e 12](#page-12-1)b. The average value of  $i_A$  was approximately 0, indicating that the power consumed by the AHEU is very small. Figur[e 12](#page-12-1)c shows the three phase grid currents  $i_g$ . In Figur[e 12](#page-12-1)d, it can be observed that  $i_{Aa}$  was opposite to  $i_{Pa}$ . As a consequence, compared with  $i_P$ , the current ripples of  $i_g$  were reduced significantly. Meanwhile, the peak value of  $i_{Aa}$  was about 2 A, indicating that it was far less than the rated current. This shows that the conduction loss and cost of the AHEU are much lower than the PIU. than the PIU. than the PIU.

<span id="page-12-1"></span>

Figure 12. Output currents of the proposed inverter. (a) Three-phase PIU output currents; (b) three-phase AHEU output currents; (c) three-phase grid currents; (d) zoomed-in view of  $i_{Pa}$ ,  $i_{Aa}$ , and  $i_{ga}$ .

The FFT analysis of  $i_{Pa}$  and  $i_{ga}$  are shown in Figure [13.](#page-13-0) The THDs of  $i_{Pa}$  and  $i_{ga}$  were 7.33 and 3.01%, respectively. Compared to  $i_{Pa}$ , the THD of  $i_{ga}$  was significantly reduced, less than 5%, complying with grid standards. less than 5%, complying with grid standards. less than 5%, complying with grid standards.

<span id="page-13-0"></span>

Figure 13. FFT analysis of the output current of PIU and grid-connected current. (a) FFT of  $ip_a$ ;  $(b)$  FFT of  $i_{ga}$ .

From Figure [13,](#page-13-0) the harmonics around the switching frequency  $f_P$  were reduced from about 3.7 to 0%. Furthermore, the harmonics around the integral multiple of the switching frequency  $f_A$  could also be eliminated by the AHEU. The fundamental component of  $i_{Pa}$ was same as that of  $i_{ga}$ . This means that the active power is transmitted to the grid by tracked the current reference value again within three cycles. Compared with *iPa*, *iga* had a the PIU.

### decrease in ripple content and changed synchronously with *iPa* as the grid current refer-6.2. Performance of the Proposed Inverter under Dynamic Changing Load Conditions

When the grid current reference was changed, the responses of  $i_{ga}$ ,  $i_{Aa}$  and  $i_{Pa}$  are shown in Figure [14.](#page-13-1) From Figure [14,](#page-13-1) it can be seen that when the grid current reference shown in Figure 14. From Figure 14, it can be seen that when the grid current reference changed, *iPa* responded quickly, without a large current overshoot and oscillation, and changed, *iPa* responded quickly, without a large current overshoot and oscillation, and tracked the current reference value again within three cycles. Compared with  $i_{Pa}$ ,  $i_{ga}$  had a decrease in ripple content and changed synchronously with *i<sub>Pa</sub>* as the grid current reference changed, indicating that the dynamic process had no significant impact on the harmonic suppression effect. monic suppression effect.

<span id="page-13-1"></span>

**Figure 14.** The response of  $i_{ga}$ ,  $i_{Aa}$  and  $i_{Pa}$  when grid current reference is changed.

#### *6.3. Performance of the Proposed Inverter under a Weak Grid*

To simulate the grid impedance, the inductors were added into the grid, as shown To simulate the grid impedance, the inductors were added into the grid, as shown in in Figure 1[5. T](#page-14-0)he inductance of Lg was 2 mH. Figure 16 s[how](#page-14-1)s the a-phase u<sub>PCC</sub> and output currents of the proposed inverter under a weak grid. In Figure 16 a, th[e h](#page-14-1)armonic component in *u<sub>PCC</sub>* was obviously affected by Lg. In Figure 16b, [the](#page-14-1) harmonic component of  $i_{Pa}$  was also eliminated effectively by  $i_{Aa}$ . The THD of the grid current  $i_{ga}$  was 4.83%, lower than 5%, which satisfies the grid standard. The proposed inverter still had good formance and stability under weak grid conditions. nent in *uP<sub>C</sub>* was obviously affectively in Figure 160, the harmonic component of *i*<sub>P</sub> was also alimented of *fectively* by *i*<sub>P</sub>  $\overline{P}$ 

<span id="page-14-0"></span>

<span id="page-14-1"></span>**Figure 15.** Equivalent circuit under weak grid. **Figure 15.** Equivalent circuit under weak grid. **Figure 15.** Equivalent circuit under weak grid.



Figure 16. The a-phase  $u_{PCC}$  and output currents of the proposed inverter under weak grid. (a) Waveform of a-phase  $u_{PCC}$ ; (**b**) waveforms of  $i_{ga}$ ,  $i_{Aa}$  and  $i_{Pa}$ .

# *6.4. Circulating Current Analysis 6.4. Circulating Current Analysis 6.4. Circulating Current Analysis*

The circulating current is generated among the parallel inverters owing to the inconsistency of system impedance and the switching action. However, regardless of the switching state of the power electronic devices, the circulating currents need to pass through a common dc-link to form a circulating current path, and the two units of the proposed inverter do not share a common dc-link. The experimental results ar[e sh](#page-15-0)own in Figure 17. It can  $\frac{1}{2}$  for the waveforms of the filter inductance currents  $\frac{1}{2}$ ,  $\frac{1}{2}$ ,  $\frac{1}{2}$ ,  $\frac{1}{2}$ ,  $\frac{1}{2}$ ,  $\frac{1}{2}$ be seen that for the waveforms of the filter inductance currents  $i_{Pa1}$ ,  $i_{Pa2}$ ,  $i_{Aa1}$  and  $i_{Aa2}$ , as

<span id="page-15-0"></span>

shown in Figure [17a](#page-15-0),b, that  $i_{Pa1}$  is equal to  $i_{Pa2}$ , and  $i_{Aa1}$  is equal to  $i_{Aa2}$ . This means that the inverter proposed in this paper does not have circulation problems.

**Figure 17.** The waveforms of the filter inductance currents: (a)  $i_{Pa1}$  and  $i_{Pa2}$ , (b)  $i_{Aa1}$  and  $i_{Aa1}$ .

#### *6.5. Efficiency Analysis 6.5. Efficiency Analysis*  $\epsilon$ r  $\text{FCC}$  switching frequency. Due to the relatively low switching frequency of the relati  $\theta$ . proposed inverter in the same switching frequency is used by the same switching frequency is used by the same switching  $\theta$

The efficiency curves of the three-phase dual-frequency GCI and the traditional GCI are The efficiency curves of the three-phase dual-frequency GCI and the traditional GCI are<br>shown in Figure 18, reflecting the efficiency advantages of the three-phase dual-frequency GCI. The switching frequency of the traditional GCI operates at approximately 9 kHz to comply with grid code requirements. To decrease the switching loss, the PIU operates at 2.5 kHz switching frequency. Due to the relatively low switching frequency of the proposed inverter in this paper, when the same switching frequency is used by traditional inverters, such as the PIU, the filter needs to use more inductance to satisfy the grid standards.

<span id="page-15-1"></span>

90 different grid current amplitudes. different grid current amplitudes. 91 **Figure 18.** Efficiency of the three-phase dual-frequency GCI and the traditional three phase GCI for **Figure 18.** Efficiency of the three-phase dual-frequency GCI and the traditional three phase GCI for

 $0.82\%$  higher than the traditional GCI. verter at different currents. When the amplitude of the grid current was 21 A (rated current), the efficiency of the three-phase dual-frequency GCI was 95.99%, which is approximately Figure 18 shows the efficiency curves of the traditional inverter and the proposed in-

According to [\[38\]](#page-17-21), the power losses of two inverters can be evaluated at rated current, losses, the power loss generated on the passive filter is too large, resulting in a much greater as shown in Table [2.](#page-16-10) It can be seen that although the traditional inverter reduces switching

power consumption on the filter than on the AHEU. Therefore, under different currents, the efficiency of traditional inverters is lower than that of the proposed inverters.

<span id="page-16-10"></span>**Table 2.** Losses of the proposed GCI and traditional GCI at rated current.



#### **7. Conclusions**

In this paper, a novel three-phase dual-frequency GCI was proposed. The active power is supplied to the grid by the PIU at a low switching frequency. Based on a simple feedforward compensation method, the AHEU operates at a high switching frequency to eliminate the grid current ripple. The circulating current between the two units can be blocked by isolated dc-links. As the switching frequency of PIU is low, the efficiency of the inverter can be improved. Moreover, the proposed GCI addresses the stability issues arising from the inherent resonance of the LCL filter by using an L filter. The efficiency of the proposed inverter was more than 0.82% higher than the traditional GCI at rated current.

**Author Contributions:** Conceptualization, Z.C. and L.Y.; methodology, Z.C.; software, D.M.; validation, Z.C.; formal analysis, C.T. and Z.C.; investigation, D.M. and Y.Z.; resources, L.Y.; data curation, S.L.; writing—original draft preparation, D.M.; writing—review and editing, D.M.; visualization, Z.C.; All authors have read and agreed to the published version of the manuscript.

**Funding:** This research received no external funding.

**Data Availability Statement:** Not applicable.

**Conflicts of Interest:** The authors declare no conflict of interest.

#### **References**

- <span id="page-16-0"></span>1. Blaabjerg, F.; Dan, M.I.; Yang, Y.; Wang, H. *Renewable Energy Systems: Technology Overview and Perspectives*; Renewable Energy Devices and Systems with Simulations in MATLAB® and ANSYS®; CRC Press: Boca Raton, FL, USA, 2017.
- 2. Wang, L.; Shi, Y.; Shi, Y.; Xie, R.; Li, H. Ground Leakage Current Analysis and Suppression in a 60-kW 5-Level T-Type Transformerless SiC PV Inverter. *IEEE Trans. Power Electron.* **2018**, *33*, 1271–1283. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2017.2679488)
- 3. Vosoughi, N.; Hosseini, S.H.; Sabahi, M. A New Single-Phase Transformerless Grid-Connected Inverter With Boosting Ability and Common Ground Feature. *IEEE Trans. Ind. Electron.* **2020**, *67*, 9313–9325. [\[CrossRef\]](https://doi.org/10.1109/TIE.2019.2952781)
- <span id="page-16-1"></span>4. Jahan, H.K. A New Transformerless Inverter With Leakage Current Limiting and Voltage Boosting Capabilities for Grid-Connected PV Applications. *IEEE Trans. Ind. Electron.* **2020**, *67*, 10542–10551. [\[CrossRef\]](https://doi.org/10.1109/TIE.2019.2960728)
- <span id="page-16-2"></span>5. Bhunia, M.; Subudhi, B. A self-tuning adaptive control scheme for a grid-connected three-phase PV system. *IEEE J. Emerg. Sel. Top. Power Electron.* **2022**, *10*, 5709–5716. [\[CrossRef\]](https://doi.org/10.1109/JESTPE.2022.3162408)
- <span id="page-16-3"></span>6. Chen, M.; Xu, D.; Zhang, T.; Shi, K.; He, G.; Rajashekara, K. A Novel DC Current Injection Suppression Method for Three-Phase Grid-Connected Inverter Without the Isolation Transformer. *IEEE Trans. Ind. Electron.* **2018**, *65*, 8656–8666. [\[CrossRef\]](https://doi.org/10.1109/TIE.2018.2808916)
- <span id="page-16-4"></span>7. Cho, B.-G.; Sul, S.-K. LCL filter design for grid-connected voltage-source converters in high power systems. In Proceedings of the 2012 IEEE Energy Conversion Congress and Exposition (ECCE), Raleigh, NC, USA, 15–20 September 2012; pp. 1548–1555.
- <span id="page-16-5"></span>8. Yao, W.; Yang, Y.; Zhang, X.; Blaabjerg, F.; Loh, P.C. Design and analysis of robust active damping for LCL filters using digital notch filters. *IEEE Trans. Power Electron.* **2016**, *32*, 2360–2375. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2016.2565598)
- <span id="page-16-6"></span>9. Guzman, R.; de Vicuña, L.G.; Castilla, M.; Miret, J.; de la Hoz, J. Variable structure control for three-phase LCL-filtered inverters using a reduced converter model. *IEEE Trans. Ind. Electron.* **2017**, *65*, 5–15. [\[CrossRef\]](https://doi.org/10.1109/TIE.2017.2716881)
- <span id="page-16-7"></span>10. Fantino, R.A.; Busada, C.A.; Solsona, J.A. Optimum PR control applied to LCL filters with low resonance frequency. *IEEE Trans. Power Electron.* **2017**, *33*, 793–801. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2017.2667409)
- <span id="page-16-8"></span>11. Jayalath, S.; Hanif, M. Generalized LCL-Filter Design Algorithm for Grid-Connected Voltage-Source Inverter. *IEEE Trans. Ind. Electron.* **2017**, *64*, 1905–1915. [\[CrossRef\]](https://doi.org/10.1109/TIE.2016.2619660)
- <span id="page-16-9"></span>12. Cha, H.; Vu, T.K. Comparative analysis of low-pass output filter for single-phase grid-connected Photovoltaic inverter. In Proceedings of the 2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), Palm Springs, CA, USA, 21–25 February 2010; pp. 1659–1665.
- 13. Jiao, Y.; Lee, F.C. LCL filter design and inductor current ripple analysis for a three-level NPC grid interface converter. *IEEE Trans. Power Electron.* **2014**, *30*, 4659–4668. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2014.2361907)
- <span id="page-17-0"></span>14. Beres, R.N.; Wang, X.; Blaabjerg, F.; Liserre, M.; Bak, C.L. Optimal design of high-order passive-damped filters for grid-connected applications. *IEEE Trans. Power Electron.* **2015**, *31*, 2083–2098. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2015.2441299)
- <span id="page-17-1"></span>15. Pan, D.; Ruan, X.; Wang, X.; Yu, H.; Xing, Z. Analysis and design of current control schemes for LCL-type grid-connected inverter based on a general mathematical model. *IEEE Trans. Power Electron.* **2016**, *32*, 4395–4410. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2016.2602219)
- 16. Han, Y.; Yang, M.; Li, H.; Yang, P.; Xu, L.; Coelho, E.A.A.; Guerrero, J.M. Modeling and Stability Analysis of LCL-Type Grid-Connected Inverters: A Comprehensive Overview. *IEEE Access* **2019**, *7*, 114975–115001. [\[CrossRef\]](https://doi.org/10.1109/ACCESS.2019.2935806)
- <span id="page-17-2"></span>17. Wang, K.; Yuan, X. Stability Analysis of the Virtual Inductance for LCL Filtered Droop-Controlled Grid-Connected Inverters. *IEEE J. Emerg. Sel. Top. Power Electron.* **2022**, *10*, 2685–2698. [\[CrossRef\]](https://doi.org/10.1109/JESTPE.2021.3058810)
- <span id="page-17-3"></span>18. Dannehl, J.; Liserre, M.; Fuchs, F.W. Filter-based active damping of voltage source converters with LCL filter. *IEEE Trans. Ind. Electron.* **2010**, *58*, 3623–3633. [\[CrossRef\]](https://doi.org/10.1109/TIE.2010.2081952)
- <span id="page-17-4"></span>19. Bai, H.; Wang, X.; Loh, P.C.; Blaabjerg, F. An active trap filter for switching harmonic attenuation of low-pulse-ratio inverters. *IEEE Trans. Power Electron.* **2017**, *32*, 9078–9092. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2017.2657644)
- <span id="page-17-5"></span>20. Rockhill, A.; Liserre, M.; Teodorescu, R.; Rodriguez, P. Grid-filter design for a multimegawatt medium-voltage voltage-source inverter. *IEEE Trans. Ind. Electron.* **2010**, *58*, 1205–1217. [\[CrossRef\]](https://doi.org/10.1109/TIE.2010.2087293)
- <span id="page-17-6"></span>21. Liserre, M.; Blaabjerg, F.; Hansen, S. Design and control of an LCL-filter-based three-phase active rectifier. *IEEE Trans. Ind. Appl.* **2005**, *41*, 1281–1291. [\[CrossRef\]](https://doi.org/10.1109/TIA.2005.853373)
- 22. Pena-Alzola, R.; Liserre, M.; Blaabjerg, F.; Sebastián, R.; Dannehl, J.; Fuchs, F.W. Analysis of the passive damping losses in LCL-filter-based grid converters. *IEEE Trans. Power Electron.* **2012**, *28*, 2642–2646. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2012.2222931)
- <span id="page-17-7"></span>23. Beres, R.N.; Wang, X.; Liserre, M.; Blaabjerg, F.; Bak, C.L. A review of passive power filters for three-phase grid-connected voltage-source converters. *IEEE J. Emerg. Sel. Top. Power Electron.* **2015**, *4*, 54–69. [\[CrossRef\]](https://doi.org/10.1109/JESTPE.2015.2507203)
- <span id="page-17-8"></span>24. Yang, Z.; Shah, C.; Chen, T.; Teichrib, J.; De Doncker, R.W. Virtual damping control design of three-phase grid-tied PV inverters for passivity enhancement. *IEEE Trans. Power Electron.* **2020**, *36*, 6251–6264. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2020.3035417)
- <span id="page-17-9"></span>25. Yang, L.; He, X.; Zhang, P.; Liu, S. Control scheme and performance analysis of dual-frequency single-phase grid-connected inverter interfaced with weak and distorted grids. *IEEE Access* **2020**, *8*, 178639–178650. [\[CrossRef\]](https://doi.org/10.1109/ACCESS.2020.3022106)
- 26. Yang, L.; He, X.; Chang, A.; Liu, S. Analysis and design of L+ LCL-filtered dual-frequency single-phase grid-connected inverter. *IET Power Electron.* **2020**, *13*, 1416–1425. [\[CrossRef\]](https://doi.org/10.1049/iet-pel.2019.1194)
- <span id="page-17-10"></span>27. Yang, L.; Zhang, P.; Liu, S. Research on Topology and Control Method of Transformer-Free Dual-Frequency Grid-Connected Inverter. *IEEE Trans. Power Electron.* **2021**, *36*, 12596–12607. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2021.3078579)
- <span id="page-17-11"></span>28. Buła, D.; Grabowski, D.; Maciążek, M. A review on optimization of active power filter placement and sizing methods. *Energies* **2022**, *15*, 1175. [\[CrossRef\]](https://doi.org/10.3390/en15031175)
- <span id="page-17-12"></span>29. Ren, B.; Sun, X.; Yu, M.; Liu, J.; Zhang, Q. Circulating current analysis and the improved d–σ digital control strategy for multiparalleled three-level T-type grid-connected inverters. *IEEE Trans. Ind. Electron.* **2019**, *67*, 2810–2821. [\[CrossRef\]](https://doi.org/10.1109/TIE.2019.2908600)
- <span id="page-17-13"></span>30. Ravanji, M.H.; Ashtiani, N.A.; Parniani, M.; Mokhtari, H. Modeling and control of zero-sequence circulating current in parallel converters with space vector modulation. *IEEE J. Emerg. Sel. Top. Power Electron.* **2016**, *5*, 363–377. [\[CrossRef\]](https://doi.org/10.1109/JESTPE.2016.2612944)
- <span id="page-17-14"></span>31. Zhang, X.; Wang, T.; Wang, X.; Wang, G.; Chen, Z.; Xu, D. A coordinate control strategy for circulating current suppression in multiparalleled three-phase inverters. *IEEE Trans. Ind. Electron.* **2016**, *64*, 838–847. [\[CrossRef\]](https://doi.org/10.1109/TIE.2016.2578280)
- <span id="page-17-15"></span>32. Cai, Y.; He, Y.; Zhou, H.; Liu, J. Design method of LCL filter for grid-connected inverter based on particle swarm optimization and screening method. *IEEE Trans. Power Electron.* **2021**, *36*, 10097–10113. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2021.3064701)
- <span id="page-17-16"></span>33. Zhang, S.Y.; Wang, X.D.; Zhou, K.; Shao, X.; Liu, J.F. Chaotic ant colony algorithm-based frequency-optimized random switching frequency SVPWM control strategy. *J. Power Electron.* **2023**. [\[CrossRef\]](https://doi.org/10.1007/s43236-023-00664-6)
- <span id="page-17-17"></span>34. Wang, C.; Zeng, W.; Wang, Y.; Dai, Q.; Wang, Y.; Yang, X. SVPWM Strategy with Minimum Common-mode Voltage for Multilevel Converter Combining the Concept of the Nearest Level. *IEEE Trans. Power Electron.* **2023**, *38*, 9933–9943. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2023.3278692)
- <span id="page-17-18"></span>35. Yao, H.; Yan, Y.; Shi, T.; Zhang, G.; Wang, Z.; Xia, C. A novel SVPWM scheme for field-oriented vector-controlled PMSM drive system fed by cascaded H-bridge inverter. *IEEE Trans. Power Electron.* **2021**, *36*, 8988–9000. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2021.3054642)
- <span id="page-17-19"></span>36. Jahan, S.; Biswas, S.P.; Haq, S.; Islam, M.R.; Mahmud, M.P.; Kouzani, A.Z. An advanced control scheme for voltage source inverter based grid-tied PV systems. *IEEE Trans. Appl. Supercond.* **2021**, *31*, 1–5. [\[CrossRef\]](https://doi.org/10.1109/TASC.2021.3094446)
- <span id="page-17-20"></span>37. Quan, X. Improved dynamic response design for proportional resonant control applied to three-phase grid-forming inverter. *IEEE Trans. Ind. Electron.* **2020**, *68*, 9919–9930. [\[CrossRef\]](https://doi.org/10.1109/TIE.2020.3021654)
- <span id="page-17-21"></span>38. Gupta, A.K.; Agrawal, H.; Agarwal, V. A novel three-phase transformerless H-8 topology with reduced leakage current for grid-tied solar PV applications. *IEEE Trans. Ind. Appl.* **2019**, *55*, 1765–1774. [\[CrossRef\]](https://doi.org/10.1109/TIA.2018.2883372)

**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.