applied sciences

MDPI

Article

Symmetrical Nine-Phase Drives with a Single Neutral-Point: Common-Mode Voltage Analysis and Reduction

Sherif M. Dabour [1,2,*], Ahmed A. Aboushady [2], Mohamed A. Elgenedy [2], I. A. Gowaid [2,3], Mohamed Emad Farrag [2], Ayman S. Abdel-Khalik [3], Ahmed M. Massoud [4,*] and Shehab Ahmed [5]

1 Department of Electrical Power and Machines Engineering, Tanta University, Tanta 31733, Egypt
2 Electrical and Electronics Engineering Department, Glasgow Caledonian University, Glasgow G4 0BA, UK
3 Department of Electrical Engineering, Alexandria University, Alexandria 21544, Egypt
4 Department of Electrical Engineering, Qatar University, Doha 2713, Qatar
5 Electrical Eng. Dept., KAUST, Thuwal 23955, Saudi Arabia
* Correspondence: sherif.dabour@gcu.ac.uk (S.M.D.); ahmed.massoud@qu.edu.qa (A.M.M.)

Abstract: Power converters generate switching common mode voltage (CMV) through the pulse width modulation (PWM). Several problems occur in the drive systems due to the generated CMV. These problems can be dangerous to the insulation and bearings of the electric machine windings. In recent years, many modulation methods have been developed to reduce the CMV in multiphase machines. Symmetrical nine-phase machines with single-neutral are considered in this paper. In this case, conventional PWM uses eight active vectors of different magnitudes in combination with two zero states in a switching cycle, and this generates maximum CMV. This paper proposes two PWM schemes to reduce the CMV in such a system. The first scheme is called active zero state (AZS). It replaces the zero vectors with suitable opposite active vectors. The second scheme uses ten large active vectors during switching and is called SVM-10L. Compared with conventional strategies, the AZS reduces the peak CMV by 22.2%, and the SVM-10L reduces the peak CMV by 88.8%. Moreover, this paper presents a carrier-based implementation of the proposed schemes to simplify the implementation. The proposed schemes are assessed using simulations and experimental studies for an induction motor load under different case studies.

Keywords: nine-phase motor; space vector modulation (SVM); common mode voltage (CMV); nine-phase inverter

Citation: Dabour, S.M.; Aboushady, A.A.; Elgenedy, M.A.; Gowaid, I.A.; Farrag, M.E.; Abdel-Khalik, A.S.; Massoud, A.M.; Ahmed, S. Symmetrical Nine-Phase Drives with a Single Neutral-Point: Common-Mode Voltage Analysis and Reduction. *Appl. Sci.* **2022**, *12*, 12553. https://doi.org/10.3390/app122412553

Academic Editors: Tomasz Pajchrowski, Mohsin Jamil and Yuanmao Ye

Received: 6 October 2022
Accepted: 20 October 2022
Published: 7 December 2022

1. Introduction

Due to their advantages over three-phase machines, multiphase induction machines have recently gained much attention for medium voltage and high-power applications [1]. These systems have high reliability, fault tolerance capability, higher power density, and reduced switch ratings in the power converters. Thus, they are well suited for many applications that are principally associated with electric vehicles (EVs), ship propulsion, electric aircraft, and remote high-power wind power generation systems [1–3].

The nine-phase drive, shown in Figure 1, has specific merits among the various possible numbers of phases, such as [4]:

1. The stator of the standard three-phase machine can be rewound to obtain the nine-phase stator, and the rotor is still the same.
2. The nine-phase VSI can be realized as a combination of standard three-phase inverters.
3. In terms of control and fault-tolerant operation, it has additional degrees of freedom.

These merits make the nine-phase machines attractive in different applications. Several contributions have been made to embody the nine-phase systems in ultrahigh-speed elevators [5], onboard chargers of electric vehicles [3,6–8], aerospace [9], ship propulsion, wind energy generation systems, and high-power industrial applications [1,2,10].



Figure 1. Schematic diagram of nine-phase inverter feeding a symmetrical nine-phase motor.

Although nine-phase machines are distinguished by their lower dv/dt value; they still have the same peak common mode voltage (CMV) as the three-phase machine, which equals V_{dc} [11,12]. Regardless of the number of phases, the CMV seems a common problem in drive systems. Hence, it represents one of the leading research topics to be investigated in the drive systems, where it leads to multiple unwanted effects such as [11–14]:

1. Electromagnetic Interference (EMI),
2. Winding insulation failure, and
3. Damage to motor bearings due to leakage currents.

The traditional solutions to mitigate CMV's effects on the drive systems are based on hardware solutions, such as using a passive output filter or grounded brushes for the bearings [13]. However, all these solutions are costly and need significant maintenance. Consequently, research has been directed to find more affordable and straightforward methods to apply. Therefore, some modifications have been adopted to the conventional Sinusoidal PWM and Space Vector Modulation (SVM) techniques to effectively reduce the CMV, beginning with three-phase drive systems [15]. These solutions were extended after that to multiphase machines. In particular, the problem of CMV reduction in five-phase machines has received substantial interest [11,13,16–19]. Moreover, few studies have focused on the CMV reduction methods in six- and seven-phase machines such as [20,21].

In particular, the CMV problems in the nine-phase machines have rarely been studied directly. As an example of an odd-phase multiphase machine, it has only been mentioned in [12,22,23]. Additionally, simulation and experimental results in these works are based on RL loads. These studies ignore the inductances and mutual inductances inside the machine subspaces, which are significant, resulting in inaccurate results. There has been no research to the authors' knowledge that has comprehensively explored this topic.

This paper aims to fill this gap by proposing CMV reduction PWM schemes for symmetrical nine-phase IM drives fed from two-level VSI with optimal performance and without extra hardware components. This paper describes the nine-phase VSI modeling and introduces the basic outlines to reduce CMV in the nine-phase motor drives. Aiming to solve the CMV problem of symmetrical nine-phase machines, two unique SVM schemes to reduce the CMV are proposed. The first scheme extends the concept of CMVR in the three-phase system to the nine-phase case by replacing the true zero vectors with two opposite active vectors. This approach reduces the CMV's peak by 22.2% compared with the conventional scheme. However, the nine-phase system has eight CMV levels, and the elimination of true zero-states does not guarantee minimal CMV as in the three-phase system. Hence, a new CMV reduction scheme is needed. Therefore, the second approach has been proposed to address the CMV problem more efficiently, and this represents the key contribution of this paper. It utilizes ten large active vectors in every switching period to reduce the CMV magnitude by 88.8% and ensure minimal CMV. This paper also presents a detailed CMV analysis of the conventional and proposed schemes. Finally, simulation

and experimental results of the conventional and the proposed schemes are provided to verify the new SVM scheme's effectiveness and motor performance.

2. Nine-Phase Induction Motor Drives

The schematic diagram of a nine-phase motor fed from two-level VSI is shown in Figure 1. The motor has a star-connected stator winding with a single neutral point, n. The switching state of a leg-j in the nine-phase VSI ($j = a, b, c, d, e, f, g, h, i$) is determined by a switching function $S_j \in \{0, 1\}$, which is defined as: $S_j = 0$ when the upper transistor of the corresponding leg j is OFF, and $S_j = 1$ when it is ON. Therefore, the state of the inverter switches can be determined by the switching vector, $\underline{S}$, which contains the switching function of each leg of the inverter

$$\underline{S} = \begin{bmatrix} S_a & S_b & S_c & S_d & S_e & S_f & S_g & S_h & S_i \end{bmatrix} \tag{1}$$

The nine-phase VSI has 512 (2^9) switching vectors for connecting the output phases to the positive or negative dc-rails [24]. These switching combinations can be analyzed in five groups, as listed in Table 1. The groups are represented as {k,l} where k and l are the numbers of phases connected to the positive and negative rails of the dc-link, respectively. The corresponding instantaneous phase to neutral voltages of the symmetrical nine-phase machine can be expressed based on the inverter switching functions by

$$v_{jn} = V_{dc}\left(S_j - 1/9\sum_{k=a}^{i} S_k\right) \tag{2}$$

where V_{dc} is the dc-link voltage.

Table 1. Switching Combination Groups for nine-phase VSI.

Groups	{k,l}	Number of States	Type of States
I	{9, 0} and {0, 9}	2	Zero
II	{8, 1} and {1, 8}	18	Active
III	{7, 2} and {2, 7}	72	
IV	{6, 3} and {3, 6}	170	
V	{5, 4} and {4, 5}	250	

These voltages are mapped on four subspace planes, namely $\alpha\beta$, x_1y_1, x_2y_2 and x_3y_3. The output voltage's fundamental component relates to the first plane, whereas the other harmonic components map into the other planes [22]. The transformation matrix given in (3) is used to calculate the $\alpha\beta$ and xy components from the phase variables, where $\alpha = 2\pi/9$. Application of (3) in conjunction with (2) results in voltage representation in the planes of Figure 2, where the dots represent space vectors' tips [25].

$$\begin{bmatrix} v_\alpha \\ v_\beta \\ v_{x_1} \\ v_{y_1} \\ v_{x_2} \\ v_{y_2} \\ v_{x_3} \\ v_{y3} \end{bmatrix} = 2/9 \begin{bmatrix} 1 & \cos(\alpha) & \cos(2\alpha) & \cos(3\alpha) & \cos(4\alpha) & \cos(5\alpha) & \cos(6\alpha) & \cos(7\alpha) & \cos(8\alpha) \\ 0 & \sin(\alpha) & \sin(2\alpha) & \sin(3\alpha) & \sin(4\alpha) & \sin(5\alpha) & \sin(6\alpha) & \sin(7\alpha) & \sin(8\alpha) \\ 1 & \cos(2\alpha) & \cos(4\alpha) & \cos(6\alpha) & \cos(8\alpha) & \cos(\alpha) & \cos(3\alpha) & \cos(5\alpha) & \cos(7\alpha) \\ 0 & \sin(2\alpha) & \sin(4\alpha) & \sin(6\alpha) & \sin(8\alpha) & \sin(\alpha) & \sin(3\alpha) & \sin(5\alpha) & \sin(7\alpha) \\ 1 & \cos(3\alpha) & \cos(6\alpha) & 1 & \cos(3\alpha) & \cos(6\alpha) & 1 & \cos(3\alpha) & \cos(6\alpha) \\ 0 & \sin(3\alpha) & \sin(6\alpha) & 0 & \sin(3\alpha) & \sin(6\alpha) & 0 & \sin(3\alpha) & \sin(6\alpha) \\ 1 & \cos(4\alpha) & \cos(8\alpha) & \cos(3\alpha) & \cos(7\alpha) & \cos(2\alpha) & \cos(6\alpha) & \cos(\alpha) & \cos(5\alpha) \\ 0 & \sin(4\alpha) & \sin(8\alpha) & \sin(3\alpha) & \sin(7\alpha) & \sin(2\alpha) & \sin(6\alpha) & \sin(\alpha) & \sin(5\alpha) \end{bmatrix} \begin{bmatrix} v_a \\ v_b \\ v_c \\ v_d \\ v_e \\ v_f \\ v_g \\ v_h \\ v_i \end{bmatrix} \tag{3}$$



(**a**) α-β, x_1-y_1, and x_2-y_2 subspaces (**b**) x_3-y_3 subspace

Figure 2. Output-voltage space vector planes corresponding to the switching combinations of the nine-phase VSI.

3. CMV Analysis in Nine-Phase Drives

The CMV in the drive system, V_{CM} is defined as the potential difference between the machine's neutral and the dc supply's midpoint. It can be determined for three-phase systems from

$$V_{CM} = \frac{V_{dc}}{3} \sum_{k=a}^{c} S_j - V_{dc}/2. \tag{4}$$

From (4), it can be concluded that the zero vectors in the three-phase system ([000], [111]) produce a maximum peak CMV ($\pm V_{dc}/2$); a minimum peak CMV of ($\pm V_{dc}/6$) is produced by the active vectors; and the CMV has four levels. It is noticeable that the elimination of zero vectors in the three-phase systems reduces the peak CMV to $\pm V_{dc}/6$.

Some SVM techniques are presented to CMVR in the three-phase systems by avoiding the zero vectors [14]. Based on the three-phase CMVR techniques, it is possible to obtain the same output voltage of the inverter by replacing the zero vectors with two opposite active vectors. Likewise, the CMV in the nine-phase system can be expressed by

$$V_{CM} = \frac{V_{dc}}{9} \sum_{k=a}^{i} S_j - \frac{V_{dc}}{2} \tag{5}$$

Applying (5) to the switching vector groups of the nine-phase VSI, ten different levels of V_{CM} can be distinguished:

- Maximum CMV of magnitude $\pm V_{dc}/2$,
- Large CMV of magnitude $\pm 7V_{dc}/18$,
- Medium CMV of magnitude $\pm 5V_{dc}/18$,
- Small CMV of magnitude $\pm V_{dc}/6$ and,
- Minimum CMV of magnitude $\pm V_{dc}/18$.

From these, the switching vectors can be reclassified according to the magnitude of the CMV as listed in Tables 2 and 3, and the following observations can be made

Table 2. Switching table for nine-phase VSI and corresponding CMV.

Groups		The Decimal Value of the Switching Vectors (*)	$\pm V_{CM}$
1	(9-0)	511	$\frac{1}{2}V_{dc}$
	(0-9)	0	
2	(8-1)	255, 383, 447, 479, 495, 503, 507, 509, 510	$\frac{7}{18}V_{dc}$
	(1-8)	1, 2, 4, 8, 16, 32, 64, 128, 256	
3	(7-2)	127, 191, 223, 239, 247, 251, 253, 254, 319, 351, 367, 375, 379, 381, 382, 415, 431, 439, 443, 445, 446, 471, 475, 477, 478, 487, 491, 493, 494, 499, 501, 502, 505, 506, 508	$\frac{5}{18}V_{dc}$
	(2-7)	3, 5, 6, 9, 10, 12, 17, 18, 20, 24, 33, 34, 36, 40, 48, 65, 66, 68, 72, 80, 96, 129, 130, 132, 136, 144, 160, 192, 257, 258, 260, 264, 272, 288, 320, 384	
4	(6-3)	63, 95, 111, 119, 123, 125, 126, 159, 175, 183, 187, 189, 190, 207, 215, 219, 221, 222, 231, 235, 237, 238, 243, 245, 246, 249, 250, 252, 287, 303, 311, 315, 317, 318, 335, 343, 347, 349, 350, 359, 363, 365, 366, 371, 373, 374, 377, 349, 350, 359, 363, 365, 366, 371, 373, 374, 377, 378, 380, 399, 407, 411, 413, 414, 423, 427, 429, 430, 435, 437, 438, 441, 442, 444, 455, 459, 461, 462, 467, 469, 470, 473, 474, 476, 483, 485, 486, 489, 490, 492, 497, 498, 500, 504	$\frac{3}{18}V_{dc}$
	(3-6)	7, 11, 13, 14, 19, 21, 22, 25, 26, 28, 35, 37, 38, 41, 42, 44, 49, 50, 52, 56, 67, 69, 70, 73, 74, 76, 81, 82, 84, 88, 97, 98, 100, 104, 112, 131, 133, 134, 137, 138, 140, 145, 146, 147, 148, 152, 161, 162, 164, 168, 176, 193194, 196, 200, 208, 224, 259, 261, 262, 265, 266, 268, 273, 274, 276, 280, 289, 290, 292, 296, 304, 321, 322, 324, 328, 336, 352, 385, 388, 392, 400, 416, 448	
5	(5-4)	31, 47, 55, 59, 61, 62, 79, 87, 91, 93, 94, 103, 107, 109, 110, 115, 117, 118, 121, 122, 124, 143, 151, 155, 157, 158, 167, 171, 173, 174, 179, 181, 182, 185, 186, 188, 199, 203, 205, 206, 211, 213, 214, 217, 218, 220, 227, 229, 230, 233, 234, 236, 241, 232, 244, 248, 271, 279, 283, 285, 286, 295, 299, 301, 302, 307, 309, 310, 313, 314, 316, 327, 331, 333, 334, 339, 341, 342, 345, 346, 348 355, 357, 358, 361, 362, 364, 369, 370, 372, 376, 391, 395, 397, 398, 403, 405, 406, 409, 410, 412, 419, 421, 422, 425, 426, 428, 433, 434, 436, 440, 451, 453, 454, 457, 458, 460, 465, 466, 468, 472, 481, 482, 484, 488, 496	$\frac{1}{18}V_{dc}$
	(4-5)	15, 23, 27, 29, 30, 39, 43, 45, 46, 51, 53, 54, 57, 58, 60, 71, 75, 77, 78, 83, 85, 86, 89, 90, 92, 99, 101, 102, 105, 106, 108, 113, 114, 116, 120, 135, 139, 141, 142, 149, 150, 153, 154, 156, 163, 165, 166, 169, 170, 172, 177, 178, 180, 184, 195, 197, 198, 201, 202, 204, 209, 210, 212, 216, 225, 226, 228, 232, 240, 263, 267, 269, 270, 275, 277, 278, 281, 282, 284, 291, 293, 294, 297, 298, 300, 305, 306, 308, 312, 323, 325, 326, 329, 330, 332, 337, 338, 340, 344, 353, 354, 356, 360, 368, 387, 389, 390, 393, 394, 396, 401, 402, 404, 408, 417, 418, 420, 424, 432, 449, 450, 452, 456, 464, 480	

(*) The numbers in this column represent the decimal value corresponding to the switching vector, S of each space vector.

Table 3. Classification of the switching vectors for nine-phase VSI based on the corresponding peak CMV.

Groups	Number of Switching Vectors	CMV	$\pm V_{CM}$
1	2	Maximum	$0.5V_{dc}$
2	18	Large	$7V_{dc}/18$
3	72	medium	$5V_{dc}/18$
4	170	Small	$3V_{dc}/18$
5	250	Minimum	$V_{dc}/18$
Total number of switching vectors = 512			

1. The zero vectors (0, 511) generate maximum CMV. Consequently, the inverter's zero vectors should be avoided to reduce the CMV, and a reduction of 22.2% in the peak CMV can be obtained.
2. If group 2 switching states are also avoided, the peak CMV can be reduced by 44.4%.
3. Bypassing of group 3 reduces the peak CMV by 66.6%.
4. However, the peak CMV can be reduced by 88.8% if the switching states of group 5 are only used.

4. Conventional SVM for Nine-Phase Voltage Source Inverter

This section reviews the conventional SVM scheme for the nine-phase VSI given in [23] to address the CMV problems adequately. In this scheme, eight active vectors and the two zero vectors (0, 511) are utilized in each sector to obtain the reference vector $\left(v^*_{\alpha\beta}\right)$. The eight active vectors are selected from $\alpha-\beta$ subspace to eliminate the components of the x-y subspaces [24]. Then, the selected vectors should be organized to minimize the switching stresses and obtain symmetrical SVM. Figures 3a and 4a show the selected vectors in sector 1, the corresponding switching sequence, and the CMV waveform, respectively. The eight vectors' duty cycles can be determined by

$$\begin{bmatrix} v^*_{\alpha} \\ v^*_{\beta} \\ v^*_{x1} \\ v^*_{y1} \\ v^*_{x2} \\ v^*_{y2} \\ v^*_{x3} \\ v^*_{y3} \end{bmatrix} = \begin{bmatrix} v_1\alpha & v_2\alpha & v_3\alpha & v_4\alpha & v_5\alpha & v_6\alpha & v_7\alpha & v_8\alpha \\ v_1\beta & v_2\beta & v_3\beta & v_4\beta & v_5\beta & v_6\beta & v_7\beta & v_8\beta \\ v_1x1 & v_2x1 & v_3x1 & v_4x1 & v_5x1 & v_6x1 & v_7x1 & v_8x1 \\ v_1y1 & v_2y1 & v_3y1 & v_4y1 & v_5y1 & v_6y1 & v_7y1 & v_8y1 \\ v_1x2 & v_2x2 & v_3x2 & v_4x2 & v_5x2 & v_6x2 & v_7x2 & v_8x2 \\ v_1y2 & v_2y2 & v_3y2 & v_4y2 & v_5y2 & v_6y2 & v_7y2 & v_8y2 \\ v_1x3 & v_2x3 & v_3x3 & v_4x3 & v_5x3 & v_6x3 & v_7x3 & v_8x3 \\ v_1y3 & v_2y3 & v_3y3 & v_4y3 & v_5y3 & v_6y3 & v_7y3 & v_8y3 \end{bmatrix} \begin{bmatrix} d_{\alpha1} \\ d_{\alpha2} \\ d_{\alpha3} \\ d_{\alpha4} \\ d_{\beta1} \\ d_{\beta2} \\ d_{\beta3} \\ d_{\beta4} \end{bmatrix} \quad (6)$$

where the subscripts $\alpha1 \rightarrow \alpha4$, and $\beta1 \rightarrow \beta4$ refer to the eight active vectors ($\alpha1 \equiv 451$, $\alpha2 \equiv 385$, $\alpha3 \equiv 487$, $\alpha4 \equiv 256$, $\beta1 \equiv 449$, $\beta2 \equiv 483$, $\beta3 \equiv 384$, $\beta4 \equiv 503$), and the subscripts $1\alpha \rightarrow 8\alpha$, $1\beta \rightarrow 8\beta$, $1x1 \rightarrow 8x1$, $1y1 \rightarrow 8y1$, $1x2 \rightarrow 8x2$, $1y2 \rightarrow 8y2$, $1x3 \rightarrow 8x3$, $1y3 \rightarrow 8y3$ refer to the components of the vectors in different subspaces.



(**a**) Traditional SVM scheme (**b**) Proposed AZS scheme (**c**) Proposed SVM-10L scheme

Figure 3. Selected space-vectors of sector 1 in $\alpha-\beta$ subspace corresponding to the traditional and proposed SVM technique. Note that, the asterisks (*) denote the reference.



(**a**) Traditional SVM scheme (**b**) Proposed AZS scheme (**c**) Proposed SVM-10L scheme

Figure 4. Switching sequence and the corresponding CMV of the selected space vector in sector 1 using traditional and proposed SVM schemes.

The reference voltage vectors for the $x-y$ planes of (6) are set to zero to nullify the harmonic components. Hence, the duty cycles of the active vectors for sinusoidal output voltages can be determined by solving the matrix given in (6) for $V^*_{x1y1} = V^*_{x2y2} = V^*_{x3y3} = 0$. Solving this matrix yields

$$\begin{cases} d_{\alpha 1} = 0.6737v^*_\alpha - 1.6972v^*_\beta \\ d_{\alpha 2} = 0.5920v^*_\alpha - 1.4913v^*_\beta \\ d_{\alpha 3} = 0.4388v^*_\alpha - 1.1055v^*_\beta \\ d_{\alpha 4} = 0.2348v^*_\alpha - 0.5916v^*_\beta \\ d_{\beta 1} = 1.8043v^*_\beta \\ d_{\beta 2} = 1.5891v^*_\beta \\ d_{\beta 3} = 1.1783v^*_\beta \\ d_{\beta 4} = 0.6260v^*_\beta \end{cases} \tag{7}$$

If the summation of the duty cycles corresponding to α- and β-axis is assumed to be d_α and d_β, respectively, hence

$$\begin{cases} d_{\alpha 1} + d_{\alpha 2} + d_{\alpha 3} + d_{\alpha 4} = d_\alpha \\ d_{\beta 1} + d_{\beta 2} + d_{\beta 3} + d_{\beta 4} = d_\beta \end{cases}. \tag{8}$$

Accordingly

$$\begin{cases} d_{\alpha 1}/d_\alpha = d_{\beta 1}/d_\beta = 0.1205 \\ d_{\alpha 2}/d_\alpha = d_{\beta 2}/d_\beta = 0.2268 \\ d_{\alpha 3}/d_\alpha = d_{\beta 3}/d_\beta = 0.3055 \\ d_{\alpha 4}/d_\alpha = d_{\beta 4}/d_\beta = 0.3473 \end{cases} \tag{9}$$

$$\begin{cases} d_\alpha = V^*_o \sin(\pi/9 - \vartheta)/(V_l \sin(\pi/9)) \\ d_\beta = V^*_o sin(\vartheta)/(V_l \sin(\pi/9)) \end{cases} \tag{10}$$

where V_l is the largest active vector magnitude, which equals $0.64V_{dc}$ [22], ϑ indicates the reference vector position, and V^*_o is the reference vector length. The duty cycle for the zero vectors (0, 511), d_z is then determined by

$$d_z = 1 - \sum_{m=1}^{4} \left(d_{\alpha k} + d_{\beta k} \right). \tag{11}$$

The maximum output fundamental voltage obtained considering the traditional scheme is 50.9% of the input dc-voltage. As shown in Figure 4a, the traditional SVM provides ten CMV levels between $\pm 0.5\ V_{dc}$.

5. Proposed SVM for CMV Reduction

5.1. AZS-Scheme

In this scheme, two appropriate opposite active vectors in all subspaces are used to obtain the same effect of the actual zero states (0, 511) and reduce the CMV magnitude. A similar proposal is presented in [14,16,21] but for three-, five- and seven-phase VSIs, respectively. To get the same output voltage vector magnitude as in the conventional SVM scheme, the duty cycles of these phase-opposed voltage vectors must be the same and equal d_z determined for the true zero vectors. With this concept, any two active vectors in phase opposition will generate a zero vector on average and obtain a similar output voltage as in the conventional scheme.

However, some of these vectors generate a switching pattern with more than one switching cycle per sampling period (Ts), thus increasing the switching frequency. In this case, the only pair of vectors in phase opposition that preserves a constant switching frequency ($1/Ts$), hence ensuring one switching cycle per sampling period occurs, is (264, 247) for the first sector. These vectors form group 3 (Table 2) and generate a CMV with peak values of $\pm 5V_{dc}/18$. After searching for all sectors, Table 4 lists the new zero vectors selected to reduce the CMV and ensure minimum switching commutations. Moreover, the selected vectors and the switching pattern of sector 1 in this scheme indicate the generated CMV, as shown in Figures 3b and 4b, respectively. It is noticeable that the elimination of the true zero vectors reduces the peak CMV by 22.22%, with the peak CMV equaling $\pm 7V_{dc}/18$.

Table 4. Selected Zero Vector of AZS Scheme.

Sector	Vectors	Sector	Vectors	Sector	Vectors
1	264, 247	7	33, 478	13	68, 443
2	136, 375	8	17, 494	14	66, 445
3	132, 379	9	272, 239	15	34, 477
4	68, 443	10	264, 247	16	33, 478
5	66, 445	11	136, 375	17	17, 494
6	34, 477	12	132, 379	18	272, 239

5.2. SVM-10L Scheme

In this technique, only the voltage vectors of group 5 in the $\alpha - \beta$ subspace, represented by the large space vectors in Figure 2a and listed in Table 5, are used to synthesize the reference voltage vector. With this scheme, it is possible to achieve a minimum CMV voltage of $\pm V_{dc}/18$ magnitude. Ten large active vectors should be considered in each switching cycle to obtain a fixed switching frequency with a symmetrical PWM pattern. Focusing on sector 1, the ten adjacent large vectors (271, 263, 391, 387, 451, 449, 481, 480, 496, and 240) are selected to satisfy the minimum CMV and switching frequency conditions as shown in Figures 3c and 4c. Moreover, the selected vectors minimize the error voltage vectors. It is essential to mention that the duty cycles of the selected vectors should be calculated using (6) to satisfy the $v_{xy} = 0$ condition.

Table 5. Selected Vectors for the SVM-10L Scheme.

Angle	Vectors	Angle	Vectors	Angle	Vectors
0	451	120	248	−120	31
20	449	140	120	−100	15
40	481	160	124	−80	271
60	480	180	60	−60	263
80	496	−160	62	−40	391
100	240	−140	30	−20	387

6. Carrier-Based Implementation

The key problem of the carrier-based implementation of the SVM techniques is to find the reference signals that will be compared with the carriers to obtain the same performance. Typically, the reference signals for leg-j can be defined by

$$v_j = v_j^* + v_{zs} = M\cos\theta_j + v_{zs} \tag{12}$$

where ω is the frequency in rad/s, k = 1–9 and v_{zs} is the injected zero-sequence signal (zs).

6.1. CB-SVM Scheme

The carrier-based implementation of the conventional SVM of nine-phase VSI is commonly discussed in the different works [12,13], and the ZSS, v_{zs} is governed by

$$v_{zs} = v_\mu = -1/2(v_{\max}^* + v_{\min}^*) \tag{13}$$

where $v_{\max}^* = \max\left(v_j^*\right)$ and $v_{\min}^* = \min\left(v_j^*\right)$.

For the sake of illustration, the reference, and min-max injected signals of the conventional SVM scheme for $M = 0.95$ are shown in Figure 5a. Thus, the reference signals are compared with a common high-frequency triangular carrier wave to obtain the inverter's switching pulses.



(**a**) SVM and ASZ-PWM (**b**) SVM-10L

Figure 5. Reference and injected signals of carrier-based implementation.

Conversely, in the CB implementation of CMVR schemes, two opposite carrier waves are utilized instead of a single carrier [13]. The carrier-wave selection depends on the sector or the phase order, as shown in Table 6.

Table 6. Selection of Carrier Waves for The CBPWM of the Analyzed PWM Schemes.

	Sector	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
AZS	a	N	P	P	P	P	P	P	P	N	N	P	P	P	P	P	P	P	N
	b	P	N	N	P	P	P	P	P	P	P	N	N	P	P	P	P	P	P
	c	P	P	P	N	N	P	P	P	P	P	P	P	N	N	P	P	P	P
	d	P	P	P	P	P	N	N	P	P	P	P	P	P	P	N	N	P	P
	e	P	P	P	P	P	P	P	N	N	P	P	P	P	P	P	P	N	N
	f	N	N	P	P	P	P	P	P	P	N	N	P	P	P	P	P	P	P
	g	P	P	N	N	P	P	P	P	P	P	P	N	N	P	P	P	P	P
	h	P	P	P	P	N	N	P	P	P	P	P	P	P	N	N	P	P	P
	i	P	P	P	P	P	P	N	N	P	P	P	P	P	P	P	N	N	P
SV-10L	a	P	P	P	P	P	P	P	P	P	N	N	N	N	N	N	N	N	N
	b	N	N	P	P	P	P	P	P	P	P	P	N	N	N	N	N	N	N
	c	N	N	N	N	P	P	P	P	P	P	P	P	P	N	N	N	N	N
	d	N	N	N	N	N	N	P	P	P	P	P	P	P	P	P	N	N	N
	e	N	N	N	N	N	N	N	N	P	P	P	P	P	P	P	P	P	N
	f	P	N	N	N	N	N	N	N	N	N	P	P	P	P	P	P	P	P
	g	P	P	P	N	N	N	N	N	N	N	N	N	P	P	P	P	P	P
	h	P	P	P	P	P	N	N	N	N	N	N	N	N	N	P	P	P	P
	i	P	P	P	P	P	P	P	N	N	N	N	N	N	N	N	N	P	P

(P) letter denotes v_{tri} and the (N) letter denotes the opposite carrier of v_{tri}.

6.2. CB-AZS Scheme

This scheme uses the same ZSS signal given in (10), which is employed for CB-SVM but with the carriers defined in Table 6. For example, the reference signals of phases *a* and *f* in sector 1, which have the maximum and minimum envelope, are compared with the negative carrier wave, whereas the other reference signals are compared with the positive carrier. The same approach is extended to other sectors.

6.3. CB-SVM-10L Scheme

In the carrier-based implementation of the proposed CMVR method using the ten-large space vector method, a different ZSS signal is utilized. In this case, the ZSS, v_ξ is obtained by applying the maximum magnitude test

$$\begin{gathered} v_\xi = (2\xi - 1) - \xi v^*_{\max} - (1-\xi)v^*_{\min}. \\ \xi = 1/2(1 + \text{sign}(\cos(9\omega t))). \end{gathered} \tag{14}$$

The reference and zero sequence signals of this scheme are shown in Figure 5b. The reference signals are also compared with the opposite carriers determined from Table 6 to obtain the gating pulses.

7. Common-Mode Voltage Analysis

As far as this paper is concerned with the CMV magnitude, the CMV waveform and its instantaneous function, v_{cm} is considered in every section of the sample time for the conventional and proposed schemes. For example, the CMV waveforms of Figure 4 for the first sector are considered. It can be seen that v_{cm} shows a staircase waveform. The mean square value of the CMV for one sample time, v^2_{cm-MS} is determined as follows [13]

$$v^2_{cm-MS} = \frac{1}{T_s}\int_{t_0}^{t_0+T_s} v^2_{cm} dt. \tag{15}$$

where T_s is the sampling time.

Based on (13) and the CMV waveforms of Figure 4, the mean square CMV, v^2_{cm-MS} can be written as

$$v^2_{cm-MS} = D_{PWM}(V_{dc}/18)^2. \tag{16}$$

where

$$D_{\text{SVM}} = \Big\{9^2(d_0 + d_{511}) + 7^2(d_{256} + d_{503}) + 5^2(d_{384} + d_{487}) + 3^2(d_{385} + d_{483}) + d_{449} + d_{451} \tag{17}$$

$$D_{\text{AZS}} = \Big\{5^2(d_{264} + d_{247}) + 7^2(d_{256} + d_{503}) + 5^2(d_{384} + d_{487}) + 3^2(d_{385} + d_{483}) + d_{449} + d_{451} \tag{18}$$

$$D_{\text{SV-10L}} = 1 \tag{19}$$

Based on (14) to (17), Figure 6a shows the dependency of RMS-CMV with the modulation index and the angle θ in the first sector for the analyzed PWM schemes. As can be seen, the AZS scheme gives a lower CMV than the conventional SVM scheme, whereas the proposed SVM-10L scheme gives the minimum CMV with a constant magnitude of any value of M. Consequently, the total RMS-CMV for the fundamental period, $V_{cmf-RMS}$ is determined from

$$V_{cm}(M) = \sqrt{\frac{9}{\pi}\int_0^{\pi/9} v_{cm-MS}^2(M,\ \theta)d\theta}. \tag{20}$$



(**a**) RMS-CMV in sector 1 (**b**) Total RMS-CMV

Figure 6. RMS-CMV dependency for the analyzed PWM schemes.

Solving (20) for the analyzed PWM schemes yields

$$\frac{V_{cm}^2}{V_{dc}^2} = \begin{cases} \frac{1}{4} - \frac{M}{9\pi}\left(2k_2 + k_4 + k_8 + 2k_1 + \sqrt{3}\right) & \supset \quad \text{(SVM)} \\ \frac{49}{18^2} - \frac{M}{9\pi}\left(2k_2 + k_4 + k_8 - 6k_1 + \sqrt{3}\right) & \supset \quad \text{(AZS)} \\ 1/18^2 & \supset \quad \text{(SV10L)} \end{cases} \tag{21}$$

where k_p is a constant and equals

$$k_p = \sin(p\pi/18),\ p \in \{1, 2, 3, \ldots\} \tag{22}$$

Figure 6b shows RMS-CMV as a function of the modulation index for all analyzed schemes. As can be observed, CMVR schemes show better performance than the conventional SVM scheme, especially for lower M. Over the entire modulation range, the SV-10L scheme has the best performance.

8. Simulation and Experimental Results

8.1. Simulation Results

Simulation models for the nine-phase VSI feeding a symmetrical nine-phase inductive load are carried out using the MATLAB/PLECS software platform to verify the proposed CMVR scheme's effectiveness. Ideal switches are assumed with a switching frequency of 10 kHz. The inverter is fed from a 200 V dc-supply, and the simulation parameters are given in Table 7. Three simulation studies are carried out for the analyzed PWM schemes, as shown in Figures 7–9.

Table 7. Simulation Parameters.

Parameter	Value	Parameter	Value
Rated power (hp)	1.5	No of the pole pairs	2
Phase voltage (V)	96	Frequency (Hz)	50
Rated speed (rpm)	1430	R_{r1} (Ω)	1.06
R_s (Ω)	3.4	L_{r1} (mH)	5.8
L_s (mH)	5.8	L_{m1} (mH)	97



Figure 7. Simulation results for a nine-phase motor based on the conventional SVM and proposed schemes.



(**a**) SVM (**b**) AZS (**c**) SV-10L

Figure 8. FFT analysis for the output phase voltage of the conventional SVM and proposed CMVR schemes.



Figure 9. Experimental Setup.

In all cases, the inverter is controlled to obtain an output peak voltage of 96 V/phase at 50 Hz, and the motor starts at no-load, then a load of 7 N-m is applied at 1.2 s. Figure 7 shows the nine-phase motor currents and phase voltage waveforms, motor torque and speed response, and finally, the CMV waveforms for all the presented PWM schemes. Moreover, Figure 8 shows the FFT analysis of the output voltages. From these results of Figures 7 and 8, it can be observed that,

1. The output phase currents are very close in all the presented PWM schemes. Moreover, the motor currents exhibit near sinusoidal waveforms.
2. Nevertheless, eliminating the true zero and specific switching vectors to reduce the CMV magnitude in the AZS and SV-10L schemes generates more distortion in the motor voltage and currents, as shown in Figures 7 and 8. The motor terminal voltage total harmonic distortions (THDs) are higher in the CMVR schemes than in the conventional SVM scheme. The THD has been evaluated considering harmonic components up to 20 kHz.
3. The reversal voltage chops in the phase-a voltage waveform, v_a shown in Figure 7 represents the utilization of phase-opposed vectors instead of the true zero vectors in the AZS and SV-10L schemes.
4. Moreover, motor speed and torque responses are similar.
5. However, CMV waveforms are quite different. As can be seen, the CMVR schemes reduce the CMV peak more than the conventional SVM scheme, whereas the proposed SV-10L scheme gives the minimum CMV. From this point of view, it can be deduced that the SV-10L scheme presents better overall performance with additional voltage harmonics.

8.2. Experimental Results

This section is devoted to the laboratory-designed experimental setup and the measurements. Figure 9 shows the photograph of the experimental setup. The symmetrical nine-phase induction motor was obtained by rewinding the stator of an existing 1.5 hp three-phase squirrel cage machine; the rotor was kept the same. Moreover, the nine-phase VSI was constructed using discrete semiconductors and based on Power MOSFET-IRFP460. The inverter was powered by a three-phase phase autotransformer via an uncontrolled rectifier. The dc-link comprised two series, 4700 µF/600 V, to obtain positive, negative, and midpoint terminals. The PWM schemes and their gating signals were implemented via the DS1104 dSPACE platform. Six of the nine phases had LEM current sensors for measuring the output phase current, whereas the phase voltage and the CMV were measured via TERCO-1971 differential voltage probes. Finally, a Tektronix DPO2024 Oscilloscope was used to show the voltage and current waveforms.

In the experiment, the motor operated at no-load conditions with a frequency of 20 Hz, and the inverter was fed from 100 V_{dc}. Due to the capability of the dSPACE platform, the switching frequency was set at 3 kHz. Figure 10 shows the measurement of the phase voltage waveforms for the motor phase-*a* voltage, the currents of phase *a* and *b*, and the CMV waveforms for the analyzed PWM techniques. Moreover, to evaluate the quality of the inverter outputs, the Fast Fourier Transform (FFT) spectrum for the captured motor current for each scheme is shown in Figure 11. It can be observed that a near sinusoidal current with about THD of 5.6% was achieved with the SVM scheme but with a high CMV magnitude. However, the proposed AZS and SV-10L schemes that reduced the CMV have multiple low-order harmonics in the motor currents with high THD.



Figure 10. Experimental results of phase voltage, two of the line currents, and the CMV waveforms for the analyzed PWM schemes.



(**a**) SVM (**b**) AZS (**c**) SV10L

Figure 11. Fourier Transform analysis for the motor current for the analyzed PWM schemes.

It is worth mentioning from the experimental results that although the duty cycles and the analyzed modulation schemes' implementations ensured sinusoidal output voltage with zero $x - y$ components, the motor currents' experimental waveforms were distorted. This is why:

1. The motor was initially a three-phase machine. Only the stator winding was replaced to configure a symmetrical nine-phase machine, and the rotor was kept the same. This resulted in some induced xy current components and increased mutual inductance coupling effects.
2. Application of deadtime for the inverter switching signal to prevent short-circuits between the upper and lower switches of the same leg, and
3. Parasitic effects of the semiconductors.
4. It seems that the largest peaks appeared at periodic intervals. Is there a possibility that it was due to a loss of controllability? Is it possible that the distortion was due to the possible delay in the changes of current direction when changing state or sequence? Authors are asked to describe whether or not these are a possibility. It is requested that they include an additional figure where the switching signals are shown, and the dead time considered can be clearly observed
5. Another comment is that the voltage and current spikes in Figure 10 were due to the PWM schemes' deadtime effects.

It can be concluded that the simulation and experimental results showed a good agreement, and a notable reduction of CMV was observed in the proposed SV-10L scheme at the expense of additional current harmonics. Therefore, low efficiency is expected when the reduced CMV schemes are used.

A further comment made here is that in this paper, we focused primarily on designing PWM modulation schemes to reduce common-mode voltage effects; however, to achieve a robust drive system, a voltage regulation and a current control loop must be designed. When closed-loop control strategies, such as vector control, are employed, the control loops are used to generate the reference modulating signals. Then, the proposed PWM modulators in this paper are used to generate the gating pulses that operate the inverter switches.

9. Conclusions

Two common-mode voltage (CMV) reduction PWM schemes based on the SVM technique for a nine-phase induction drive system have been proposed in this paper, and the following conclusions can be derived.

1. By replacing the zero vectors in the conventional SVM technique with two opposite active vectors (selected to reduce the CMV and to give the minimum number of commutations), the peak CMV was reduced by 22.2%, and the peak CMV became $\pm 7V_{dc}/18$ instead of $\pm V_{dc}/2$ in the conventional SVM scheme.
2. In the second method, called the SV-10L scheme, the peak CMV was reduced to $\pm V_{dc}/18$ In this scheme, ten large active vectors selected from the $\alpha\beta$ subspace were used during a switching period. The dwelling times of these vectors in the xy plane were determined to nullify the harmonics and were used in the implementation.
3. Notably, the second scheme gave minimum CMV magnitude with constant switching frequency and minimum error vectors. It reduced the peak CMV by 88.8% compared with the conventional SVM scheme.

Moreover, the implementation of the proposed schemes using simple carrier-based PWM approaches was presented. In this approach, two opposite symmetrical triangular carrier waves were utilized. The CMV analysis for the conventional and proposed schemes was presented.

Simulation and experimental results of conventional and proposed PWM schemes were provided to verify their effectiveness and their effect on motor performance. The experimental results showed good agreement with the simulation results by comparing the

conventional and the proposed schemes. The proposed schemes have a slightly distorted motor current in the experimental study; therefore, lower efficiency is expected compared to the conventional SVM.

Author Contributions: Conceptualization, and software, S.M.D.; methodology, A.S.A.-K.; validation, S.A. and A.M.M.; formal analysis, I.A.G.; investigation, A.A.A.; resources, M.E.F.; experimental work, M.A.E.; writing—original draft preparation, S.M.D.; writing—review and editing, A.A.A. and A.S.A.-K.; visualization, A.M.M.; supervision, M.E.F.; project administration, S.A. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: Not applicable.

Acknowledgments: Open Access funding provided by the Qatar National Library.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Levi, E.; Barrero, F.; Duran, M.J. Multiphase machines and drives–Revisited. *IEEE Trans. Ind. Electron.* **2016**, *63*, 429–432. [CrossRef]
2. Barrero, F.; Duran, M.J. Recent Advances in the Design, Modeling, and Control of Multiphase Machines—Part I. *IEEE Trans. Ind. Electron.* **2016**, *63*, 449–458. [CrossRef]
3. Metwly, M.Y.; Abdel-Majeed, M.S.; Abdel-Khalik, A.S.; Hamdy, R.A.; Hamad, M.S.; Ahmed, S. A Review of Integrated On-Board EV Battery Chargers: Advanced Topologies, Recent Developments and Optimal Selection of FSCW Slot/Pole Combination. *IEEE Access* **2020**, *8*, 85216–85242. [CrossRef]
4. de Souza, T.S.; Bastos, R.R.; Cardoso Filho, B.J. Modeling and Control of a Nine-Phase Induction Machine with Open Phases. *IEEE Trans. Ind. Appl.* **2018**, *54*, 6576–6585. [CrossRef]
5. Prathap Reddy, B.; Meraj, M.; Iqbal, A.; Keerthipati, S.; Bhaskar, M.S. A Hybrid Multilevel Inverter Scheme for Nine-Phase PPMIM Drive by Using Three-Phase Five-Leg Inverters. *IEEE Trans. Ind. Electron.* **2021**, *68*, 1895–1904. [CrossRef]
6. Subotic, I.; Bodo, N.; Levi, E.; Jones, M. Onboard Integrated Battery Charger for EVs Using an Asymmetrical Nine-Phase Machine. *IEEE Trans. Ind. Electron.* **2015**, *62*, 3285–3295. [CrossRef]
7. Yu, F.; Zhang, W.; Shen, Y.; Mao, J. A Nine-Phase Permanent Magnet Electric-Drive-Reconstructed Onboard Charger for Electric Vehicle. *IEEE Trans. Energy Convers.* **2018**, *33*, 2091–2101. [CrossRef]
8. Metwly, M.Y.; Abdel-Majeed, M.S.; Abdel-Khalik, A.S.; Torki, M.; Hamdy, R.A.; Hamad, M.S.; Ahmed, S. IoT-Based Supervisory Control of an Asymmetrical Nine-Phase Integrated On-Board EV Battery Charger. *IEEE Access* **2020**, *8*, 62619–62631. [CrossRef]
9. Niu, X.; Schofield, N.; Al-Adsani, A. Comparison of 3- and 9-phase brushless PM drive systems for aerospace actuation. In Proceedings of the 6th IET International Conference on Power Electronics, Machines, and Drives (PEMD 2012), Bristol, UK, 27–29 March 2012; pp. 1–2.
10. Entrambasaguas, P.; Zoric, I.; González-Prieto, I.; Duran, M.J.; Levi, E. Direct Torque and Predictive Control Strategies in Nine-Phase Electric Drives Using Virtual Voltage Vectors. *IEEE Trans. Power Electron.* **2019**, *34*, 12106–12119. [CrossRef]
11. Chen, K.; Hsieh, M. Generalized Minimum Common-Mode Voltage PWM for Two-Level Multiphase VSIs Considering Reference Order. *IEEE Trans. Power Electron.* **2017**, *32*, 6493–6509. [CrossRef]
12. Liu, Z.; Wang, P.; Sun, W.; Shen, Z.; Jiang, D. Sawtooth Carrier-Based PWM Methods With Common-Mode Voltage Reduction for Symmetrical Multiphase Two-Level Inverters with Odd Phase Number. *IEEE Trans. Power Electron.* **2021**, *36*, 1171–1183. [CrossRef]
13. Dabour, S.M.; Abdel-Khalik, A.S.; Massoud, A.M.; Ahmed, S. Analysis of Scalar PWM Approach with Optimal Common-Mode Voltage Reduction Technique for Five-Phase Inverters. *IEEE J. Emerg. Sel. Top. Power Electron.* **2019**, *7*, 1854–1871. [CrossRef]
14. Dabour, S.M.; Abdel-Wahab, S.M.; Rashad, E.M. Common-Mode Voltage Reduction Algorithm with Minimum Switching Losses for Three-Phase Inverters. In Proceedings of the 2019 21st International Middle East Power Systems Conference (MEPCON), Cairo, Egypt, 17 December 2019; pp. 1210–1215.
15. Rendusara, D.A.; Cengelci, E.; Enjeti, P.N.; Stefanovic, V.R.; Gray, J.W. Analysis of common-mode voltage-"neutral shift" in medium voltage PWM adjustable speed drive (MV-ASD) systems. *IEEE Trans. Power Electron.* **2000**, *15*, 1124–1133. [CrossRef]
16. Durán, M.J.; Prieto, J.; Barrero, F.; Riveros, J.A.; Guzman, H. Space-Vector PWM With Reduced Common-Mode Voltage for Five-Phase Induction Motor Drives. *IEEE Trans. Ind. Electron.* **2013**, *60*, 4159–4168. [CrossRef]
17. Durán, M.J.; Prieto, J.; Barrero, F. Space Vector PWM With Reduced Common-Mode Voltage for Five-Phase Induction Motor Drives Operating in Overmodulation Zone. *IEEE Trans. Power Electron.* **2013**, *28*, 4030–4040. [CrossRef]

18. Dabour, S.M.; Abdel-Khalik, A.S.; Ahmed, S.; Massoud, A. Model-predictive control for common-mode voltage reduction and third-harmonic current injection techniques with five-phase inverters. In Proceedings of the 2017 Nineteenth International Middle East Power Systems Conference (MEPCON), Cairo, Egypt, 19–21 December 2017; pp. 1310–1315.
19. Dabour, S.M.; Abdel-Khalik, A.S.; Ahmed, S.; Massoud, A.; Allam, S.M. Common-mode voltage reduction for space vector modulated three- to five-phase indirect matrix converter. *Inter. J. of Elec. Power Energy Syst.* **2018**, *95*, 255–274. [CrossRef]
20. Shen, Z.; Jiang, D.; Liu, Z.; Ye, D.; Li, J. Common-Mode Voltage Elimination for Dual Two-Level Inverter-Fed Asymmetrical Six-Phase PMSM. *IEEE Trans. Power Electron.* **2020**, *35*, 3828–3840. [CrossRef]
21. Dabour, S.M.; Abdel-Khalik, A.S.; Ahmed, S.; Massoud, A. Common-mode voltage reduction of matrix converter fed seven-phase induction machine. In Proceedings of the 2016 XXII International Conference on Electrical Machines (ICEM), Lausanne, Switzerland, 4–7 September 2016; pp. 975–981.
22. Yu, B.; Song, W.; Guo, Y. A Simplified and Generalized SVPWM Scheme for Two-Level Multiphase Inverters with Common-Mode Voltage Reduction. *IEEE Trans. Ind. Electron.* **2022**, *69*, 1378–1388. [CrossRef]
23. Grandi, G.; Serra, G.; Tani, A. Space Vector Modulation of a Nine-Phase Voltage Source Inverter. In Proceedings of the 2007 IEEE International Symposium on Industrial Electronics, Vigo, Spain, 4–7 June 2007; pp. 431–436.
24. Dujic, D.; Jones, M.; Levi, E. Space Vector PWM for Nine-Phase VSI with Sinusoidal Output Voltage Generation: Analysis and Implementation. In Proceedings of the IECON 2007-33rd Annual Conference of the IEEE Industrial Electronics Society, Taipei, China, 5–8 November 2007; pp. 1524–1529.
25. Dabour, S.M.; Allam, S.M.; Rashad, E.M. Indirect space-vector PWM technique for three to nine-phase matrix converters. In Proceedings of the 2015 IEEE 8th GCC Conference & Exhibition, Muscat, Oman, 4 February 2015; pp. 1–6.