


Article

Efficacy of Transistor Interleaving in DICE Flip-Flops at a 22 nm FD SOI Technology Node

Christopher J. Elash *, Zongru Li, Chen Jin, Li Chen , Jiesi Xing, Zhiwu Yang and Shuting Shi

Department of Electrical & Computer Engineering, University of Saskatchewan, Saskatoon, SK S7N 5A9, Canada; zol668@usask.ca (Z.L.); chj482@usask.ca (C.J.); li.chen@usask.ca (L.C.); jiesi.xing@usask.ca (J.X.); zhy606@usask.ca (Z.Y.); shs085@usask.ca (S.S.)

* Correspondence: chris.elash@usask.ca

Featured Application: The DICE flip-flops presented in this work show strong resistance to single event upsets making them attractive for use in space or in environments where high reliability is a concern.

Abstract: Fully Depleted Silicon on Insulator (FD SOI) technology nodes provide better resistance to single event upsets than comparable bulk technologies, but upsets are still likely to occur at nano-scale feature sizes, and additional hardening techniques should be explored. Three flip-flop designs were implemented using Dual Interlocked Cell (DICE) latches in a 22 nm FD SOI technology node. Additional hardening was implemented in the layout of each design by using transistor spacing and interleaving. Comparisons were made between a standard DICE design and two other designs making use of the new Continuous Active (CnRx) Diffusion construct and guard-gate transistor stacking through alpha particle and heavy ion irradiation. Designs making use of the CnRx construct for performance improvements were more likely to experience upsets due to higher collected charges in the increased diffusion regions. Conversely, transistor stacking showed strong soft error rate resilience because of the natural isolation between transistors in the FD SOI technology. Overall, the efficacy of transistor interleaving in flip-flops using DICE latches was found to be extremely robust in the 22 nm FD SOI technology node.

Keywords: Dual Interlocked Cell (DICE); flip-flop; radiation; single event upset; single event effects; soft errors; FD SOI; transistor interleaving; CnRx



Citation: Elash, C.J.; Li, Z.; Jin, C.; Chen, L.; Xing, J.; Yang, Z.; Shi, S. Efficacy of Transistor Interleaving in DICE Flip-Flops at a 22 nm FD SOI Technology Node. *Appl. Sci.* **2022**, *12*, 4229. <https://doi.org/10.3390/app12094229>

Academic Editor: Gerard Ghibaudo

Received: 24 March 2022

Accepted: 20 April 2022

Published: 22 April 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

Single Event Upsets (SEU) have increasingly become a reliability concern for storage cells, such as Flip-Flops (FF), within Integrated Circuit designs (IC) [1]. While common in space, SEU occurrences on the ground have also been documented [2]. Electronic systems operating in environments with elevated radiation levels, such as space or high altitudes, should be hardened to limit the effects caused by ionized particle strikes [3]. When an ionized particle with sufficient energy strikes a sensitive region of a storage cell, it can cause the contents of the cell to become flipped. As feature sizes of transistors continue to scale down, the likelihood of SEUs within complex designs is expected to increase due to the smaller amount of deposited charge needed to cause an upset [4,5].

Over the years, various techniques have been used to harden storage cells. These techniques may be performed at the schematic level of the cell or in the physical layout. One such design that has proved to be effective at preventing SEUs is the Dual Interlocked Cell (DICE). This design provides single-node upset immunity due to the interlocking of four back-to-back inverters [6]. However, at sub-micron bulk technology nodes, such as at 65 nm, 40 nm, or 28 nm nodes, the Soft Error Rate (SER) performance of the cell becomes less effective. This is because at these scales, the spacing between adjacent transistors is

small enough that deposited charge clouds from ion strikes can often affect more than one transistor at a time. This charge-sharing phenomenon renders the DICE cell to be ineffective at preventing SEUs [2,7]. While it is possible to reduce the charge sharing effect in bulk technologies through a smart layout design, as shown in [8], these alterations can come with increased area and performance penalties, as well as increasingly complex metal layer routing. Furthermore, it is not yet definitive if these layout changes can still make DICE effective at bulk nodes smaller than 28 nm. As such, the use of the Fully Depleted Silicon on Insulator (FD SOI) technology is attractive for DICE cells due to the limited charge sharing between adjacent transistors.

Transistors developed with the FD SOI technology are fabricated on a small silicon island on top of a thinly Buried Oxide (BOX) layer, as shown in Figure 1. This provides various advantages over similar bulk technology nodes, but most notably, charge sharing between adjacent transistors is greatly reduced since each transistor is electrically isolated due to the BOX layer. Additionally, the amount of deposited charge from an ionized particle strike is decreased because of the small silicon island [9]. As a result, flip-flop designs using DICE latches have once again become an effective way to reduce SEUs within IC designs. However, when using nano-scale technologies, such as in the case of 22 nm nodes, the spacing between adjacent transistors may be small enough that the isolation provided by the BOX layer is no longer sufficient to completely prevent charge sharing [10]. Other techniques, such as guard-gate stacking, may be needed to further harden the DICE latch [10]. Additionally, the 22 nm FD SOI technology node allows for a new layout construct known as Continuous Active Diffusion (CnRx) [11]. This construct aims to remove the channel strain on PFETs by replacing any PFET active diffusion breaks with a special type of layout structure to produce an uninterrupted diffusion region. It is not yet fully known how this new construct will affect the soft error rates of hardened cells, such as DICE.




Figure 1. Cross sections of a 22 nm FD SOI transistor for a regular well configuration. All designs presented in this work used the regular well configuration with no back-gate biasing.

From 28 nm node data, a conventional master–slave FF using back-to-back inverter latches in the FD SOI technology can potentially rival the SER performance of a hardened DICE design at a similarly sized bulk technology node [12,13]. The performance of DICE at the 22 nm FD SOI node has not yet been fully evaluated, and more research should be performed to understand the impacts of node interleaving, guard-gate stacking, and the new CnRx construct; CnRx is likely to be used in many complex logic designs.

In this article, four different FFs, including three DICE designs, are proposed and were fabricated on a 22 nm FD SOI test chip. Alpha particle and heavy ion irradiation experiments were conducted to evaluate the SEU sensitivity of all designs. The novelty of the DICE designs is the use of transistor interleaving in the layout of the latches to further harden them against SEUs. These results can provide increased understanding of the efficacy of DICE designs at nano-scale technology nodes, as well as insights into the effects of transistor stacking as well as the CnRx Construct. The CnRx layout construct has not yet been studied for DICE designs at the 22 nm FD SOI technology node.

The rest of the article is organized as follows: Section 2 introduces the proposed designs, and Section 3 presents the experimental results and simulations. A discussion of the data is provided in Section 4, before concluding remarks are presented in Section 5.

2. Materials and Methods

A standard FF was designed to act as reference when comparing data between the proposed DICE designs. This reference design used master and slave latches with clocked transmission gates, as shown in Figure 2.




Figure 2. Reference master–slave flip-flop design using standard back-to-back inverter latches.

The latches used in the reference design were standard back-to-back inverters. The proposed FF designs presented in this paper used a similar master–slave design, except that in each DICE design, the back-to-back inverter latches were replaced with the respective DICE latches. Note that DICE stored both the original data and the complemented version of the data in the cell. Nodes A1 and A3 stored the uncomplemented data, whereas nodes A0 and A2 stored the complemented version. In the design of DICE-based FFs, both versions of the data need to be available so to be written into the cell; therefore, the flip-flop designs were modified with the addition of extra transmission gates and. A schematic of the DICE flip-flop design is shown in Figure 3.




Figure 3. Master–slave flip-flop design with DICE latches presented in this work.

The figure above shows the DICE schematic that all three proposed designs in this work followed. Note that for the three proposed designs, any changes were only introduced in the DICE latch and not in the rest of the flip-flop circuitry. As previously discussed, DICE has intrinsic single-node upset immunity due to the inherent interlocked feedback loops present within the circuit. However, the charge track caused by a single ionized particle could still affect two or more adjacent transistors when the spacing between adjacent devices is small enough, even for the FD SOI technology. This scenario could worsen with angular particle strikes that are likely to impact more than one transistor at a time. For example, if nodes A1 and A2 are placed next to each other in the layout, an angular particle strike could cause a SET at both nodes, thus flipping the data stored in the cell. It is therefore beneficial to add additional hardening techniques to a DICE design.

Transistor interleaving purposely separates transistors that share a common input to different location in the layout to help prevent multiple sensitive nodes from being struck at the same time. Only a particle with a sufficiently large Linear Energy Transfer (LET) at a steep incidence angle would be able to strike both nodes. This type of layout hardening

does make the routing of metal layers slightly more complex, but the performance penalties are expected to be limited. Shown in Figure 4 is a comparison between a non-interleaved DICE latch design and an interleaved design. In the interleaved design, the second and third inverters were swapped to increase the distance between sensitive nodes. In real designs, the actual spacing between adjacent sensitive nodes may be larger or smaller depending on the inclusion of other logic elements or other layout changes. All presented DICE designs in this article made use of the interleaved layout shown in Figure 4b.




Figure 4. (a) Simplified traditional DICE latch layout, (b) simplified DICE latch layout using transistor interleaving.

The 22 nm FDSOI technology node makes use of Embedded Silicon Germanium (eSiGe) in the channel of PMOS transistors to help enhance their performance [14]. However, the Length of the Oxide (LOD) diffusion can reduce the performance benefits gained by the inclusion of the eSiGe. When the lengths of the active diffusion layer on each side of the gate of the device are too short, the mobility of holes becomes reduced [15]. In order to have competitive standard cell designs for dense logic applications in the 22 nm FD SOI node, the Continuous Active (CnRx) diffusion construct can be used. In this construct, the active diffusion layer for PFET devices in a standard cell are kept continuous with no breaks in the layout. This helps retain the performance benefits that eSiGe offers. To achieve this, adjacent transistors that would otherwise be separated by dummy polysilicon are replaced with special T-shaped or L-shaped structures, as shown in Figure 5. These special structures tie dummy polysilicon to their respective VSS or VDD lines and allow the active diffusion layer to be made continuous. Early results showed that the CnRx construct can offer 30% performance benefits over traditional Single Diffusion Break (SDB) or Double Diffusion Break (DDB) designs [11]. Additionally, due to simplified masks for fabrication purposes, CnRx can also provide increases in cell density.




Figure 5. (a) Design using double diffusion breaks for the active region of the PFETS, (b) design using the CnRx construct to keep the PFET diffusion continuous. Note the inclusion of the T-shape structure that allows the polysilicon to be tied to the respective VDD voltage.

The proposed DICE FF design in this work making use of the CnRx construct used the same interleaving layout technique that was previously described. To provide the

best possible comparison between the other designs and the CnRx DICE FF, no changes were made to either the schematic or the layout of the design other than the use of the special T-shaped and L-shaped structures to make the active diffusion layer of the PMOS transistors continuous.

The guard-gate technique can be used in latch designs to help mitigate soft errors. In the guard-gate hardening technique, two input signals are compared such that the circuitry will be able to operate as normal if they are the same; in contrast, if the inputs differ, the guard gate causes the output of the circuitry to remain the same. Shown in Figure 6 is the guard gate DICE latch presented in this work.




Figure 6. Guard gate DICE latch schematic.

The effectiveness of transistor stacking has been proven in the 28 nm FD SOI technology node due to the isolation between transistors, and the guard gate technique takes advantage of this due to its inherent stacking structure [16]. The guard gate structure is very similar to that of a stacked transistor structure, the key differentiator between guard gating and transistor stacking being that in transistor stacking, the two series transistors share the same input. In the guard gate DICE latch, their inputs are connected to two separate nodes storing the same data. For example, if node A_1 currently stores a '0', then the adjacent nodes A_3 and A_2 will store a '1', thus keeping off the two PMOS transistors of the first inverter. This helps prevent a SET pulse from affecting the two series transistors simultaneously, since a pulse on one node will only affect a single transistor of a stacked inverter. The 22 nm FD SOI node is expected to follow the same SER improvement trends as the 28 nm FD SOI node when it comes to guard gating and transistor stacking. However, if both series transistors in a stacked structure are struck simultaneously by a particle with a steep incidence angle causing current pulses in both transistors, then the benefits of transistors stacking are lost. In the guard gate DICE FF design, the minimum distance between two sensitive nodes was $0.42 \mu\text{m}$.

The three DICE FF designs, the standard interleaved DICE, CnRx DICE, and the Guard Gate DICE were fabricated on a 22 nm FD SOI test chip alongside the reference FF. The FF designs were placed into shift register chains containing 11,700 serially connected FFs and were clocked using the reverse clocking scheme. This clocking was used to help alleviate any potential issues with hold time violations or clock skew in the chains during testing. Figure 7 shows the block diagram for an implemented chain in the test chip. The nominal core voltage for this technology is 0.8 V, and the I/O voltage used was 1.8 V.




Figure 7. Flip-flop shift register chain implemented in the test chip. Clock buffers were used between each flip-flop.

To monitor for SEUs, a test system consisting of power supplies, a FPGA board, and a microcontroller was used. The FPGA board controlled the external clocking of the chains, the data input to the chains, as well as the error detection. The test chip was soldered onto a custom-made PCB board that allowed for access to all pins on the chip via a DIMM connection. During testing, at each positive clock edge, if the output of a chain did not match the input, then a SEU was recorded, and a respective register within the FPGA system was incremented. The data in each of the registers storing the number of upsets for each chain were then transmitted to a microcontroller where they were then logged and recorded in real time. The data were transferred using a serial protocol. During all tests, the chains were clocked at a frequency of 1 MHz, and the ‘all 0’ data pattern was used.

Before the experiments were conducted on the test chip, each chain’s functionality was validated by a series of tests. Input data of all 1 s, all 0 s, and alternative 0 and 1 patterns were inputted to the chain, and the outputs were observed to ensure that the proper data passed through the chains. In addition, the error capture system was validated by injecting voltage pulses onto the chains via the pins of the chip, and subsequent errors were noted on the test system. Additional checks were completed by injecting errors into the chains via the FPGA testing system. As such, all proposed chains functioned as expected, both before and during testing.

3. Results

3.1. Flip-Flop Performance

Performance and area metrics were simulated using the foundry supplied platform development kit. The results were recorded post-layout and are summarized in Table 1.

Table 1. Relative performance comparison of the proposed FF designs.

Flip-Flop	Area (n.u)	Power (n.u)	Clk-Q Delay (n.u)
Reference	1	1	1
DICE	1.80	3.14	1.58
CnRx DICE	1.80	2.75	1.58
Guard Gate DICE	1.85	2.52	1.71

As expected, all DICE designs consumed significantly more active power compared to the reference design. This can be attributed to the increased complexity and the larger number of transistors used in the DICE designs. Notably, the CnRx and Guard-Gate flip-flop designs consumed less power than the standard DICE design. The transistor stacking in the guard gate design inherently led to more resistance, which reduced the current and power consumed. This came at a cost, as shown by the clock-to-q delay for the guard gate design, it being the largest delay of all three DICE designs.

The CnRx DICE design consumed less power compared to the standard DICE design. This can be attributed to the CnRx layout structure which is more power-efficient due to the increased hole mobility in PMOS transistors. However, the performance benefits that the CnRx structure can provide were not present in this design. It is likely that the logic density of a single flip-flop is not enough to show the performance benefits of CnRx, which resulted in no difference in the clock-to-q delay.

3.2. Alpha Particle Irradiation

Alpha particle irradiation experiments were conducted at the University of Saskatchewan using a custom-made source consisting of Americium-241 with 2.5 μCi activity and 4.61×10^7 per hour emissivity. The alpha source was placed above the die of the chip at a distance of less than 8 mm. The voltage of the chains was kept at the nominal voltage of 0.8 V, and testing was conducted for over 400 cumulative hours. During this time, no upsets were recorded on any of the chains, indicating excellent SER performance of low-LET particles at nominal voltage.

Additional alpha particle tests were conducted at a lower core voltage of 0.6 V for 150 h. During this time, no upsets were observed. These results show that all flip-flops, including the reference design, had strong resistance to upsets due to low-LET particles. This demonstrates the excellent inherent SEU resilience of this 22 nm FD SOI technology.

3.3. Heavy Ion Irradiation

Heavy ion experiments were performed at the Texas A&M University's Cyclotron Institute using Ne, Ar, Cu, and Ag ions in a 15 MeV/amu cocktail. Various tests were performed at both a nominal supply voltage and a reduced voltage of 0.6 V. Tests were also performed with incidence angles of 0° and 60° from normal. The test chip was tilted such that incoming ions from the beamline travelled parallel to the VDD and VSS lines of the chip. This increased the likelihood of ions striking multiple adjacent transistors simultaneously. Table 2 provides information about the ions that were used, including effective LET values at 60° angle tests and the ion range in silicon. A vacuum was not used during testing, and the chip was de-lidded. Figure 8 depicts the testing setup.

Table 2. Parameters of heavy ions used during testing.

Ion	Angle	LET (MeV·cm ² /mg)	Range (μm)
Ne	0°	2.74	292
	60°	5.48	
Ar	0°	8.45	212
	60°	16.90	
Cu	0°	19.70	155
	60°	39.40	
Ag	0°	46.90	130
	60°	93.80	




Figure 8. Heavy ion experimental setup at the TAMU Texas A&M University. The incident angle was set at 60° from normal.

SEU cross sections were calculated for each respective LET value by using Equation (1).

$$\sigma = \frac{N_{Errors}}{\Phi \times N_{bits}} \tag{1}$$

where N_{Errors} is the number of recorded errors during testing, and Φ is the effective fluence during testing in ions/cm². The inclusion of the N_{bits} term in the denominator normalizes the cross-sectional value to that of one flip-flop. Calculated cross-sectional values were fitted to Weibull curves, as shown in Figures 9 and 10, and error bars were calculated with 95% certainty. When no errors were observed during testing, the cross-sectional value at each respective LET was determined by assuming an error number of one to provide a maximum cross section value. These are indicated in the figures by the inclusion of a grey arrow pointing downwards.




Figure 9. Cross-sectional values for heavy ion testing at a 0° incidence angle from normal, (a) core voltage of 0.8 V, (b) core voltage of 0.6 V.




Figure 10. Cross-sectional values for heavy ion testing at a 60° incidence angle from normal. (a) Core voltage of 0.8 V, (b) core voltage of 0.6 V.

All presented DICE designs performed remarkably well in comparison to the reference design. As expected, the cross-sectional values for the reference chain were larger in the tests when the core voltage was reduced to 0.6 V, as the critical charge for each cell will decrease with a decrease in the supplied voltage. Of all three presented DICE designs, only one design showed errors during testing. This was the CnRx DICE design, as indicated in Figure 10b. The chain experienced a total of five upsets at an LET of 93.8 when the core voltage was reduced to 0.6 V. These errors occurred during testing also when the incidence angle of the particles striking the board was 60° from normal.

4. Discussion

As shown by the experimental data, the use of transistor interleaving for DICE-based FF designs at the 22 nm FD SOI technology node showed superior SER performance compared to a standard FF design. The normal DICE FF with transistor interleaving showed no upsets during any of the tests, including tests where ions impacted the test chip at an angle of 60° from normal. This showed that transistor interleaving can effectively mitigate SET pulses from occurring simultaneously on two sensitive nodes. There is no doubt that singular upsets occurred on individual nodes of the DICE cell; however, these upsets made no impact on the cell due to the intrinsic single-node immunity of DICE. Additionally, the Guard Gate Stacked DICE FF presented no errors either. This was expected, since if the regular DICE FF design showed no errors, then the guard-gate design should show no errors either because of its additional hardening techniques. As such, for DICE designs at the 22 nm FD SOI node, the use of guard gating is not needed to protect cells from SEUs, given that the sensitive nodes are properly spaced apart.

The CnRx DICE DFF was the only design that presented upsets during testing. The upsets were observed with a high-LET ion at both a steep incidence angle and a reduced core voltage. This data showed that DICE designs making use of the new CnRx are slightly more likely to experience SEUs. However, since the upsets were only recorded in these extreme conditions, it is likely the construct has a little effect on DICE. As such, designers will have to take into consideration this cost of increased performance depending on the use cases of their designs. DICE FFs at the 22 nm FD SOI node performed well, regardless of what layout construct was used.

Based on DICE data available for a 28 nm bulk technology node as presented in [17], the interleaved FD SOI DICE designs presented in this work showed superior SER performance. This improvement can largely be attributed to the natural electrical isolation that the FD SOI technology provides, since with bulk technologies, the charge-sharing phenomena will largely impact the SER. However, FD SOI DICE designs not making use of transistor interleaving are still susceptible to upsets, as shown in [18]. Thus, from the results, it can be concluded that the usage of transistor interleaving for DICE FFs at the 22 nm FD SOI technology node provides extremely robust resistance to radiation-induced soft errors.

5. Conclusions

This article presented three DICE FF designs utilizing transistor interleaving, the CnRx construct, and the guard gate technique at the 22 nm FD SOI technology node. A standard FF was also designed as a reference. All three DICE designs showed superior resilience to SEUs induced by both low-LET alpha particles and high-LET heavy ions. The electrical isolation of transistors in the FD SOI technology allows DICE-based designs to have strong resistance to upsets due to greatly reduced charge sharing between adjacent transistors. While angular strikes can potentially strike two sensitive nodes at the same time, which would render DICE DFFs ineffective, transistor stacking and interleaving in the DICE designs showed remarkable resilience to particle-induced SEUs. As such, 22 nm FD SOI DICE-based designs utilizing transistor interleaving present a strong use case for space and ground applications.

Author Contributions: Conceptualization, L.C., C.J.E. and Z.L.; methodology, C.J.E.; software, C.J.E.; validation, C.J.E. and Z.L.; formal analysis, C.J.E.; investigation, C.J.E., Z.L., C.J., J.X., Z.Y. and S.S.; resources, L.C.; data curation, C.J.E.; writing—original draft preparation, C.J.E.; writing—review and editing, L.C.; visualization, L.C.; supervision, L.C.; project administration, L.C.; funding acquisition, L.C. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by NSERC and the Cisco University Research Program.

Institutional Review Board Statement: Not applicable.

Informed Consent Statement: Not applicable.

Data Availability Statement: The data presented in this study are available on request from the corresponding author. The data is not publicly available due to licensing agreements.

Acknowledgments: We appreciate the support of CMC Microsystems for accessing the technology PDK and the chip space.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Baumann, R. Soft errors in advanced computer systems. *IEEE Des. Test Comput.* **2005**, *22*, 258–266. [[CrossRef](#)]
2. Normand, E. Single event upset at ground level. *IEEE Trans. Nucl. Sci.* **1996**, *43*, 2742–2750. [[CrossRef](#)]
3. Loveless, T.D.; Jagannathan, S.; Reece, T.; Chetia, J.; Bhuvu, B.L.; McCurdy, M.W.; Massengill, L.W.; Wen, S.-J.; Wong, R.; Rennie, D. Neutron- and proton-induced single event upsets for D- and DICE-flip/flop designs at a 40 nm technology node. *IEEE Trans. Nucl. Sci.* **2011**, *58*, 1008–1014. [[CrossRef](#)]
4. Rockett, L.R. Simulated SEU hardened scaled CMOS SRAM cell design using gated resistors. *IEEE Trans. Nucl. Sci.* **1996**, *43*, 1532–1541. [[CrossRef](#)]
5. Calin, T.; Nicolaidis, M.; Velazco, R. Upset hardened memory design for submicron CMOS technology. *IEEE Trans. Nucl. Sci.* **1996**, *43*, 2874–2878. [[CrossRef](#)]
6. Lee, H.K.; Klas, L.; Mounaim, B.; Prasanthi, R.; Linscott, I.; Inan, U.; Subhasish, M. LEAP: Layout Design through Error-Aware Transistor Positioning for soft-error resilient sequential cell design. In Proceedings of the IEEE International Reliability Physics Symposium, Anaheim, CA, USA, 2–6 May 2010.
7. Amusan, O.A.; Massengill, L.W.; Baze, M.P. Single-event upsets in deep-submicrometer technologies due to charge sharing. *IEEE Trans. Device Mater. Reliab.* **2008**, *8*, 582–589. [[CrossRef](#)]
8. Lilja, K.; Bounasser, M.; Wen, S.J.; Wong, R.; Holst, J.; Gaspard, N.; Jagannathan, S.; Loveless, D.; Bhuvu, B. Single-Event Performance and Layout Optimization of Flip-Flops in a 28-nm Bulk Technology. *IEEE Trans. Nucl. Sci.* **2013**, *60*, 2782–2788. [[CrossRef](#)]
9. Liu, R.; Evans, A.; Chen, L.; Li, Y.; Glorieux, M.; Wong, R.; Wen, S.-J.; Cunha, J.; Summerer, L.; Ferlet-Cavrois, V. Single Event Transient and TID Study in 28 nm UTBB FDSOI Technology. *IEEE Trans. Nucl. Sci.* **2017**, *64*, 113–118. [[CrossRef](#)]
10. Cai, C.; Liu, T.; Zhao, P.; Fan, X.; Huang, H.; Li, D.; Ke, L.; He, Z.; Xu, L.; Chen, G.; et al. Multiple Layout-Hardening Comparison of SEU-Mitigated Flip-Flops in 22-nm UTBB FD-SOI Technology. *IEEE Trans. Nucl. Sci.* **2020**, *67*, 374–381. [[CrossRef](#)]
11. Jain, N. Low Cost and Highly Manufacturable MOL/BEOL Constructs in 22FDSOI Technology for High Performance and Low Power Applications. In Proceedings of the IEEE 2nd Electron Devices Technology and Manufacturing Conference, Kobe, Japan, 13–16 March 2018.
12. Zhang, L. Single event upset sensitivity of D-flip flop: Comparison of PDSOI with bulk Si at 130 nm technology node. *IEEE Trans. Nucl. Sci.* **2017**, *64*, 683–688. [[CrossRef](#)]
13. Kobayashi, D.; Hirose, K.; Ito, T.; Kakehashi, Y.; Kawasaki, O.; Makino, T.; Ohshima, T.; Matsuura, D.; Narita, T.; Kato, M.; et al. Heavy-Ion Soft Errors in Back-Biased Thin-BOX SOI SRAMs: Hundredfold Sensitivity Due to Line-Type Multicell Upsets. *IEEE Trans. Nucl. Sci.* **2018**, *65*, 523–532. [[CrossRef](#)]
14. Villalon, A. High-Performance Ultrathin Body c-SiGe Channel FDSOI pMOSFETs Featuring SiGe Source and Drain: Vth Tuning, Variability, Access Resistance, and Mobility Issues. *IEEE Trans. Electron Devices* **2013**, *60*, 1568–1574. [[CrossRef](#)]
15. Prakash, A.; Jain, N. Continuous RX Standard Cell Placement Support in ICC for GLOBALFOUNDRIES 20nm & Below Technologies. In Proceedings of the IEEE 2nd Electron Devices Technology and Manufacturing Conference, Kobe, Japan, 13–16 March 2016.
16. Wang, H.B. Evaluation of SEU Performance of 28-nm FDSOI Flip-Flop Designs. *IEEE Trans. Nucl. Sci.* **2017**, *64*, 367–373. [[CrossRef](#)]
17. Chi, Y.; Cai, C.; He, Z.; Wu, Z.; Fang, Y.; Chen, J.; Liang, B. SEU Tolerance Efficiency of Multiple Layout-Hardened 28 nm DICE D Flip-Flops. *Electronics* **2022**, *11*, 972. [[CrossRef](#)]
18. Cai, C.; Liu, T.; Liu, J.; Chen, G.; Ding, L.; Zhao, K.; Ning, B.; Shen, M. Large-tilt Heavy Ions Induced SEU in Multiple Radiation Hardened 22 nm FDSOI SRAMs. In Proceedings of the IEEE International Reliability Physics Symposium, Dallas, TX, USA, 28–30 April 2020.