

Article

# Short-Term Memory Dynamics of TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si Resistive Random Access Memory

Hyojong Cho and Sungjun Kim \*

Division of Electronics and Electrical Engineering, Dongguk University, Seoul 04620, Korea; chj9102@dgu.ac.kr

\* Correspondence: sungjun@dongguk.edu

Received: 7 August 2020; Accepted: 10 September 2020; Published: 12 September 2020



**Abstract:** In this study, we investigated the synaptic functions of TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si resistive random access memory for a neuromorphic computing system that can act as a substitute for the von-Neumann computing architecture. To process the data efficiently, it is necessary to coordinate the information that needs to be processed with short-term memory. In neural networks, short-term memory can play the role of retaining the response on temporary spikes for information filtering. In this study, the proposed complementary metal-oxide-semiconductor (CMOS)-compatible synaptic device mimics the potentiation and depression with varying pulse conditions similar to biological synapses in the nervous system. Short-term memory dynamics are demonstrated through pulse modulation at a set pulse voltage of  $-3.5$  V and pulse width of 10 ms and paired-pulsed facilitation. Moreover, spike-timing-dependent plasticity with the change in synaptic weight is performed by the time difference between the pre- and postsynaptic neurons. The SiO<sub>x</sub> layer as a tunnel barrier on a Si substrate provides highly nonlinear current-voltage ( $I$ - $V$ ) characteristics in a low-resistance state, which is suitable for high-density synapse arrays. The results herein presented confirm the viability of implementing a CMOS-compatible neuromorphic chip.

**Keywords:** memristor; synapse device; neuromorphic computing; short-term memory; titanium dioxide

## 1. Introduction

Von-Neumann computing systems, in which a central processing unit reads data in memory and processes information, constitute the dominant architecture of modern general-purpose computers. The disadvantage of this architecture is that it leads to a bottleneck between the memory and the central processing unit when managing large amounts of data. Lags in data processing can present challenges in applications such as in artificial intelligence (AI) and the Internet of Things (IoT), where massive data are required to be processed in the short term. Hence, the development of novel efficient computing systems is essential for handling massive data [1,2]. A novel data processing system that mimics the human brain was reported in various research studies. Currently, research is underway on how to utilize such a system to solve problems in a similar way to the human brain [3,4]. A brain composed of  $10^{11}$  neurons and  $10^{15}$  synapses can swiftly perform high-dimensional functions such as learning and judgment while consuming only about 20 W per hour. This consumption is much smaller than that of a conventional computing system, which consumes approximately 56 kW per hour [5–8]. A neuromorphic system can emulate biological synapses on a hardware level, with the aim of a low power consumption, fault tolerance, and high efficiency processing [9–11]. By structuring integrated circuits in the form of artificial neural networks, it is possible to process data for each neural network. Likewise, by reducing data movement between memory and central processing units and enabling local data management, processing is more efficient and bottlenecks can be minimized. Similar to the neurobiological architecture in the human brain, neuromorphic systems have artificial neurons acting as computing elements and synapses acting as memory elements. Resistive random access memory

(RRAM) is being explored as one of the candidates [12–20] to replicate the characteristics of a biological synapse. It has an advantage over phase-change memory [21] and ferroelectric memory [22], i.e., it has a low power consumption [23–26]. RRAM has additional advantages, such as a high density [23] and fast switching speed [24], which can be obtained from a two-terminal structure for neuromorphic systems. When a stimulus, that is, pulse or DC voltage, is applied to an oxide-based RRAM, conducting defects (oxygen vacancies) are formed in the insulating layer [27,28].

As shown in numerous previous studies, RRAM has been extensively reported to mimic synaptic characteristics [29–33] as well as to implement nonvolatile high-density memory [34]. Anion migration and metal ion migration are representative RRAM operation systems [32]. Sudden changes in conductance with high current for filamentary switching RRAM have a stochastic nature when the device changes from a high-resistance state (HRS) to a low-resistance state (LRS), which presents a major limitation of synaptic devices in neuromorphic computing [35,36]. This is because abrupt switching is difficult to implement in many conductance states [37]. As an improvement to this problem, nonfilamentary switching, which exhibits the characteristics of gradual changes in switching, is preferred for the purpose of synaptic devices. In addition, data loss over time in nonfilamentary switching can be utilized as short-term memory (STM) and reservoir computing with temporal processing, as demonstrated in previous studies [38].

In this study, we present a TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si multilayer structured device that can mimic synapse characteristics. In the past, several TiO<sub>2</sub>-based synaptic devices with nonfilamentary switching were reported [39,40], but studies considering short-term memory effects are scarce in the literature. Moreover, the Si substrate as the bottom electrode (BE) in our device has several advantages for RRAM applications. The self-rectifying characteristics are achieved by varying the concentration of impurities on the Si surface [41]. In addition, the Si surface can be scaled by anisotropic wet etching, which can improve switching performances [42]. The SiO<sub>x</sub> as a tunnel barrier layer can be easily grown during the subsequent process [43]. The nonlinearity and dynamic range of potentiation and depression were investigated by controlling the pulse width and pulse voltage. Furthermore, STM and paired-pulse facilitation (PPF) are demonstrated by adjusting the pulse interval time. Finally, the spike-timing-dependent plasticity (STDP)-like curve was achieved spike-timing-dependent-plasticity by designing the pre- and postspikes.


## 2. Materials and Methods

The proposed TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device was fabricated as follows. First, a 200 nm thick, highly doped n-type Si BE was deposited through a low-pressure chemical vapor deposition (LPCVD) by reacting SiH<sub>4</sub> and PH<sub>3</sub> on the SiO<sub>2</sub>/Si substrate. Then, a 13 nm thick TiO<sub>2</sub> film was deposited via a DC sputter at room temperature. The flow rates of argon and oxygen were 12 and 8 sccm, respectively. For the TiO<sub>2</sub> film deposition, a working pressure of 1 mTorr, power of 0.5 kW, and frequency of 50 kHz were applied. A 10 nm thick Ti top electrode was deposited on the TiO<sub>2</sub> layer via a 100 μm diameter shadow mask under a working pressure of 5 mTorr, DC power of 5 kW, and argon flow rate of 50 sccm. Finally, to avoid the oxidation of Ti, additional nitrogen gas at a flow rate of 50 sccm was injected during 100 nm thick TiN deposition on the Ti top electrode. The electrical properties in the DC sweep and transient modes were measured using a semiconductor parameter analyzer (Keithley 4200-SCS and 4225-PMU ultrafast module, Solon, OH, USA). Transmission electron microscope (TEM) and energy-dispersive X-ray spectroscopy (EDS) was conducted by the JEOL (JEM-2100F, Tokyo, JAPAN). During the measurements, the bias voltage and pulse were applied to the Ti/TiN top electrode while the doped-poly Si bottom electrode was grounded.

## 3. Results and Discussion


Figure 1a shows the cross-sectional TEM image of the TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device, where 2 nm thick SiO<sub>x</sub> and 13 nm thick TiO<sub>2</sub> films can be distinguished. The SiO<sub>x</sub> layer is a native oxide that is inevitable during the process and can provide positive effects on resistive switching by acting as a

tunnel oxide. To avoid further oxidation, TiN was deposited on the Ti top electrode. Figure 1b shows the EDS layers in a scanning TEM image for the TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si stack. Each element (Si, Ti, O, and N) is displayed for each layer (Figure 1c–f), respectively.



**Figure 1.** (a) TEM image TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device; (b) energy-dispersive X-ray spectroscopy (EDS) layered image in scanning transmission electron microscope (STEM); each element ((c) Si, (d) Ti, (e) O, (f) N) of TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device.

Figure 2a shows typical current-voltage (I–V) curves of the TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device. Gradual resistive switching from the stimulus of the DC voltage sweep occurred without a forming operation. Nonfilamentary switching has the advantage of the operating current decreasing as the area of the device decreases [44]. Therefore, even in the TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device, a lower current could flow at a smaller cell size. The HRS changes to an LRS while sweeping the negative bias without the compliance current. A resistive switching operation that is applied without compliance to a device has the advantage of reducing circuit components that limit current. By applying a positive bias, the reset process prompts the device from the LRS to the HRS. The TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device in the LRS shows a rectifying property—the current is suppressed in the negative region compared to that of the positive region. The rectifying property can enlarge the array size in the cross-point structure by reducing the sneak current paths. The cycle-to-cycle variation of the LRS and HRS are presented in Figure S1.




**Figure 2.** Current-voltage (I–V) curves and multilevel conductance characteristics of TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device: (a) typical I–V curves; (b) current change characteristics by repeated sweep from  $-2.5$  to  $-4$  V for set process and fixed 3 V for reset process; (c) conductance gradually increases with incremental set stop voltage; (d) conductance gradually decreases using the same voltage sweep (3 V).

Next, we demonstrate multilevel states of the TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device under the DC sweep mode. Multilevel conductance modulation is crucial in implementing neuromorphic systems, e.g., by adjusting the weight at the synapse. Figure 2b shows the I–V characteristics by a repeated sweep. By increasing the set stop voltage from  $-2.5$  to  $-4$  V, the conductance increases by approximately 76 times and 34 times for forward and backward sweeps, respectively (Figure 2c). For reset operation, a sweep up to

3 V is repeated seven times. As a result, a gradual reduction in conductance was observed (Figure 2d). Here, the conductance values are extracted at  $-1$  and  $1$  V for the set and reset processes, respectively.

Next, we present the change in conductance in the TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device by an illustration that includes a simple oxygen vacancy configuration. The gradual conductance modulation in the TiO<sub>2</sub>-based RRAM system can be explained by the nonfilamentary switching model [39,40,45–47]. Resistive switching in the interface-type model occurs by barrier modulation at the interface between the electrode and insulator rather than by the rapid conductance change caused by the formation and rupture of local filaments [39,40,45–47]. Strong oxygen vacancies can be created at the interface between Ti and TiO<sub>2</sub> because Ti is highly reactive to oxygen [45,46]. The oxygen vacancy region (defect region) became wider when a negative bias was applied to the top electrode (TiN/Ti), indicating that the insulating region (TiO<sub>2</sub> layer, defect-less region) is reduced and then the conductance is increased for an LRS (Figure 3a). Conversely, the defect-free region is reduced when a positive bias is applied to the top electrode (TiN/Ti) for a HRS (Figure 3b).




**Figure 3.** Illustration of a simple oxygen vacancy model to explain the conductance change of Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device in (a) low-resistance state (LRS) and (b) high-resistance state (HRS). Oxygen vacancies are full circles with blue color and the arrows indicate the moving direction of oxygen ions.

Next, we studied synaptic properties by pulse responses for the TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device. The amount of change in conductance (dynamic range) and linear weight update in a synaptic device are crucial factors for the implementation of hardware-based neuromorphic systems. Figure 4a shows the potentiation and depression curves at a fixed pulse voltage ( $-4$  and  $3.5$  V for set and reset, respectively) while varying the pulse width from  $100 \mu\text{s}$  to  $100$  ms. A read voltage of  $0.5$  V was used to convert conductance from the measured current after each set or reset pulse for 50 responses. A larger conductance change was observed for a larger pulse width. The change was more significant at the beginning of the pulse. The larger the pulse width, the longer the stimulus time applied to the device, thereby increasing the synaptic dynamic range. Figure 4b,c show the potentiation and depression contour mapping plots for the rate of change in conductance depending on the pulse voltage and width. This helps to understand the tendency of pulse conditions and find the optimized stimuli for biological synaptic applications. The conductance change rate is defined as  $(G_{\text{final}} - G_{\text{initial}})/G_{\text{initial}}$ . The conductance was extracted at a DC voltage of  $0.5$  V before and after the programming stimulus. The conductance varied by up to approximately 50 and 3.1 times for potentiation and depression, respectively. The rate of change in depression turned out to be relatively smaller than the rate of potentiation. This is because the reference value, that is, the denominator value, is the maximum conductance value that has undergone 50 potentiation procedures. The rate of conductance change is proportional to the stimulus intensity (pulse voltage) and the stimulus time (pulse width), as shown in Figure 4b,c. This can be associated with a phenomenon in which, if a human brain receives a stimulus having a large impact or a long stimulus, the memory can be retained for a relatively longer time than when exposed to a weak stimulus. The linear weight update is important for neuromorphic system applications, such as pattern recognition and voice recognition [48]. All potentiation and depression curves are presented as contour maps (Figure S2). Based on these potentiation data with four pulse width variations, the normalized conductance change was rearranged to compare

nonlinearity (Figure 4d), which can be defined by the following equation [49], where the nonlinearity of an ideal case is 0:

$$\text{Nonlinearity} = \text{Average} \left( \left| \frac{G_{\text{device}} - G_{\text{ideal}}}{G_{\text{ideal}}} \right| \right) \times 100\% \quad (1)$$

where  $G_{\text{device}}$  is the measured normalized conductance value of the TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device and  $G_{\text{ideal}}$  is the linear updated conductance value.



**Figure 4.** Potentiation and depression characteristics of TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device: (a) Pulse-width-controlled conductance change; contour maps of (b) potentiation and (c) depression as a function of pulse voltage and width; (d) normalized conductance in different pulse widths; (e) nonlinearity and dynamic range as a function of pulse width.


When a pulse width of 10 ms was applied to the device, the nonlinearity was 135.73%, which is its minimum value. Conversely, the nonlinearity reached 194.24%, its maximum value, when a pulse width of 100 ms was applied. Figure 4e shows the nonlinearity and dynamic range as functions of the pulse width. Note that the linearity degraded in spite of the fact that the dynamic range increased with the pulse width. Note also that the linearity improved with a decrease in the pulse width. This is because the change in the conductance was larger at the initial response when a longer pulse width was applied to the device.

Another key biological synaptic function is STM. Short-term plasticity (STP) generated from the response of external momentary stimuli has a role in retaining the temporary information for filtering. To determine the feasibility of STP, we proceeded as follows: the current was varied through multiple pulse inputs at different frequencies; the current decay in terms of duration time and PPF were investigated, as shown in Figure 5. To increase the current for potentiation, an amplitude of  $-3.5$  V, pulse widths of 10 ms, and a short time interval between pulses of 11 ms were applied (Figure 5a). By contrast, the current decayed slowly when an amplitude of  $-3.5$  V, pulse widths of 10 ms, and a long time interval of 800 ms were applied (Figure 5b). This suggests that the proposed synaptic device can quickly and continuously store and process the input information. However, the information that comes into the stimulus with low frequency cannot retain the information. To determine how the stimulus applied at such an early stage could be retained and extinguished, the pulse interval-dependent current decay was measured, as shown in Figure 5c. A pulse amplitude of  $-4$  V and a pulse width of 10 ms were applied, and the time interval between pulses was offset at 100 ms, from 100 to 500 ms. When five paired pulses were applied to the device with a similar initial conductance state and no stimulus, the shorter the interval, the greater the increase in conductance and the smaller the decay. This is because the device can retain more information in memory by providing additional stimulation

before filtering the information. This suggests that the synapse temporarily strengthens the synaptic transmission when a neurotransmitter is introduced via a spike in the synapse. To quantify the enhancement, the current difference as a function of the paired-pulse interval condition was plotted, as shown in Figure 5d. Here, the PPF is defined as follows:

$$\text{PPF} = \left( \frac{I_{2nd} - I_{1st}}{I_{1st}} \right) \times 100\% \quad (2)$$


where  $I_{1st}$  and  $I_{2nd}$  are the currents of the first and second pulses, respectively, as shown in the inset of Figure 5d. When a stimulus is not offered for more than 1000 ms, as in the case of this PPF experiment, equilibrium is achieved; however, if the same stimulus is offered immediately after the initial stimulus, the synaptic transmission is enhanced.



**Figure 5.** Short-term dynamics of TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device: (a) current was maintained by a short time interval (11 ms) after the set process; (b) current decayed from LRS in a long time interval (800 ms); (c) conductance decayed after 5 consecutive pulses were applied as a function of the time interval between pulses; (d) paired-pulse facilitation (PPF) as a function of interval time between paired pulses.

The adjacent neurons and synapse transmit signals using neurotransmitters electrically and chemically in which the synapse serves as a chemical exchange site for delivery from presynaptic neurons to postsynaptic neurons. STDP is a phenomenon in which the synaptic weight varies according to the temporal relationship between the stimulation of presynaptic and postsynaptic neurons. The connection of synapses can be either strong or weak depending on the timing of action potential firing between pre- and postsynaptic neurons. Figure 6a,b show a pulse train scheme that allows for the differentiation of voltage amplitude on every occasion. Prespike was fired before the postspike for potentiation (Figure 6a), and then later for depression (Figure 6b). The synaptic weight of the TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device was measured before and after applying two electric pulses (width: 10 ms), as shown in Figure 6c. The time difference between two spikes varied from −100 to +100 ms at intervals of 20 ms. When the prespike preceded the postspike, ( $\Delta t_{(pre-post)} > 0$ ), the effective pulse amplitude increased for potentiation and then the synaptic weight was increased. As the time delay increased, the effective amplitude of the voltage decreased, which confirms that the amount of weight change was reduced. Conversely, when the postspike precedes the prespike, ( $\Delta t_{(pre-post)} < 0$ ), the depression phenomenon occurred. The STDP behavior in our device (Figure 6c) was similar to the

asymmetric Hebbian learning rule phenomenon, which is one of the ideal STDP functions used in computational models [50].



**Figure 6.** Spike-timing-dependent plasticity (STDP) of TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device: pulse schemes (pre- and postspike pulse trains) for (a) potentiaon and (b) depression; (c) STDP-like curve including potentiation and depression as a function of interval timing.


Next, we investigated the nonlinear I–V characteristics of the TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device for a high-density synaptic device array. Figure 7a shows the I–V curve in an LRS. Selectivity is defined as the ratio between the current at the read voltage ( $V_{read}$ ) and the current at half of  $V_{read}$ . The selectivities at  $V_{read}$  of 1 and –1 V were 136.1 and 62.9, respectively. The high nonlinearity of the I–V curve in LRS can minimize the sneak current in the cross-point array. The sneak current can dominantly flow through the adjacent cells with a low resistance (especially the cells in the LRS). The half-bias read-margin scheme was applied to the cross-point array structure in Figure 7b— $0.5V_{read}$  and zero voltage at the cells in region 1 and the cells in region 2 were applied, respectively, while  $V_{read}$  was applied to the target cell. The highly nonlinear behavior of the TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device indicates that the read current at  $0.5 V_{read}$  in the LRS can be suppressed. The read margin as a function of the number of word lines ( $N$ ) is calculated using the following expression:

$$\frac{R_{pu}}{\left( [R_{LRS}(V_{read})] \parallel \left[ \frac{2R_{LRS}\left(\frac{V_{read}}{2}\right)}{(N-1)} \right] \right) + R_{pu}} - \frac{R_{pu}}{\left( [R_{HRS}(V_{read})] \parallel \left[ \frac{2R_{LRS}\left(\frac{V_{read}}{2}\right)}{(N-1)} \right] \right) + R_{pu}} \quad (3)$$

where  $R_{pu}$  is the pull-up resistance that is connected to the equivalent circuit for the cells in the cross-point array [51]. The read margin decreases with the array size because the sneak current path increases. The number of word lines was greater than 100 to secure a read margin of 10 when the  $V_{read}$  was –1 and –2 V (Figure 7c). The plausible mechanism of nonlinear I–V characteristics could be explained by direct tunneling and Fowler–Nordheim (FN) tunneling [52] at a low voltage and high voltage, respectively. FN tunneling is expressed as follows:

$$J_{FN} = \frac{(qE)^2}{8\pi h \varnothing_B} \exp\left[ \frac{-8\pi \sqrt{2qm^*}}{3hE} \right] \varnothing_B^{3/2} \quad (4)$$

where  $q$  is the electronic charge,  $E$  is the electric field,  $h$  is the Planck constant,  $m^*$  is the effective electron mass, and  $\varnothing_B$  is the energy barrier that is overcome by the electron.



**Figure 7.** Nonlinear characteristics of TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device: (a) I–V curve with high selectivity in LRS pulse schemes; (b) half-bias scheme in cross-point array structure; (c) read margin as a function of number of word lines; energy band diagrams at (d) low voltage and (e) high voltage; (f)  $\ln(I/V^2)$  versus  $1/V$  plot for Fowler–Nordheim (FN) tunnel fitting.

The SiO<sub>x</sub> layer with a higher band gap on the Si substrate acts as a tunnel barrier role. A voltage-dependent carrier injection results in highly nonlinear characteristics. Direct tunneling allows a very low current given that the carriers pass through the intact SiO<sub>x</sub> thickness (Figure 7d). By contrast, a triangular barrier at a high voltage has the effect of reducing the effective tunneling thickness for the carriers (Figure 7e). The I–V curves of high-voltage regions (1~2 V and -1~-2 V) in an LRS are well fitted with the  $\ln(I/V^2)$  versus the  $1/V$  plot. This confirms the underlying FN tunneling mechanism of the TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device (Figure 7f). In FN tunnel fitting, the I–V curves in the LRS fit well from approximately 1 V (fitting accuracy, R-square, is more than 99%). The initial voltage at FN tunnel fitting (1 V) is defined as the critical voltage. Considering the dielectric constants of two dielectric materials (TiO<sub>2</sub>: ~80 and SiO<sub>2</sub>: ~4) [53,54], most of the voltage could be applied to the SiO<sub>x</sub> layer according to Gauss's law. Therefore, it can be assumed that the critical electric field is approximately 4.76 MV/cm when a critical voltage of 1 V for FN tunneling is applied to the 2 nm thick SiO<sub>x</sub> layer. The critical electric field in the TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device system is slightly smaller than the values (6 to 8 MV/cm) reported in previous study [55]. This is because some defects are induced in the SiO<sub>x</sub> layer in an LRS.

Finally, we surveyed the TiO<sub>x</sub>-based RRAM devices that were previously reported in Table 1 [39,40,56–61]. TiO<sub>2</sub> dielectrics as RRAM devices were prepared by various methods such as radio frequency (RF) sputtering, DC sputtering, atomic layer deposition (ALD), epitaxy, and spin coating. Both the filamentary and interface types, as two of the typical RRAM switching, were observed. For the filamentary type, the LRS current hardly changes depending on the active area of the device [57]. Conversely, in the case of the interface type, it is commonly observed that the LRS current decreases as the area of the device decreases [40,56]. Additionally, there are more and more reports on neuromorphic applications using the advantage of multiconductance of interface type switching [39,56].

**Table 1.** Comparison of TiO<sub>x</sub>-based Resistive random access memory (RRAM) devices prepared by different techniques.

Device Structure	Dielectric Deposition Method	Dielectric Thickness	Operation Voltage	Operation Current	Switching Type	Applications
Mo/TiO <sub>x</sub> /TiN [39]	RF sputtering	15 nm	Set: 3 V Reset: −3 V	<1 μA	Interface	Non-volatile memory Neuromorphic
Ti/TiO <sub>2-x</sub> /TiO <sub>2-y</sub> /Au [40]	RF magnetron sputtering	45 nm	Set: 6 V Reset: −5 V	< 100 μA	Interface	Non-volatile memory
Pt/TiO <sub>2-x</sub> /TiO <sub>2</sub> /Pt [56]	Atomic layer deposition	12 nm	Set: 2 V Reset: −2 V	<1 mA	Interface	Non-volatile memory Neuromorphic
Ti/TiO <sub>2</sub> /Nb-SrTiO <sub>3</sub> [57]	Epitaxy	10 nm	Set: 2.5 V Reset: −1 V	<10 mA	Filamentary	Non-volatile memory
Pt/TiO <sub>2-x</sub> /Pt [58]	Reactive sputtering	5 nm	Set: 4 V Reset: −3.6 V	<1 mA	Interface	Non-volatile memory
Pt/TiO <sub>2</sub> /Pt [59]	Atomic layer deposition	15 nm	Set: −2 V Reset: <2 V	< 4 mA	Filamentary	Non-volatile memory
Pt/TiO <sub>x</sub> /Pt [60]	Plasma enhanced atomic layer deposition	7 nm	Set: 3 V Reset: 2.25 V	>1 mA	Filamentary	Non-volatile memory
Pt/TiO <sub>2</sub> /W [61]	Sol-gel spin coating	> 100 nm	Set: 1.25 V Reset: −1.25 V	>10 μA	Interface	Non-volatile memory
Ti/TiO <sub>2</sub> /SiO <sub>x</sub> /Si [This work]	Reactive sputtering	13 nm	Set: −3.5 V Reset: 4 V	<400 μA	Interface	Non-volatile memory Neuromorphic

#### 4. Conclusions

In summary, the set and reset processes in TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si synaptic devices occur gradually, making it suitable for the imitation of biological synapses and STP functions. The synaptic plasticity of the proposed device was well controlled under various input pulse amplitudes and widths. The larger these two parameters, the greater the amount of conductance change, which means that a stimulus having a larger impact or an impact for a long time can control the persistence of the memory state. Short-term plasticity, such as PPF, is controllable using different time intervals. In addition, the synaptic weight with firing time difference is controlled through the proposed pulse schematic for STDP. Finally, highly nonlinear I–V curves in an LRS originating from the SiO<sub>x</sub> tunnel barrier are beneficial for high-density synapse arrays. The proposed synaptic device shows potential to become a basic building block in hardware neuromorphic systems by obtaining multiple conductance modulations.

**Supplementary Materials:** The following are available online at <http://www.mdpi.com/2079-4991/10/9/1821/s1>, Figure S1: Statistical distribution (cycle-to-cycle) of TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device in the HRS and LRS, Figure S2: Potentiation and depression curves of TiN/Ti/TiO<sub>2</sub>/SiO<sub>x</sub>/Si device depending on the pulse width. Potentiation: (a) 100 μs, (b) 1 ms, (c) 10 ms, (d) 100 ms. Depression: (e) 100 μs, (f) 1 ms, (g) 10 ms, (h) 100 ms.

**Author Contributions:** H.C. conducted the electrical measurements and wrote the manuscript. S.K. designed the experiment concept and supervised the study. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work was supported in part by the National Research Foundation of Korea (NRF), grant funded by the Korean government (MSIP) under Grant 2018R1C1B5046454.

**Conflicts of Interest:** The authors declare no conflict of interest.

#### References

1. Li, B.; Song, L.; Chen, F.; Qian, X.; Chen, Y.; Li, H. ReRAM-based accelerator for deep learning. In Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany, 19–23 March 2018; pp. 815–820. [CrossRef]
2. Yu, S.; Gao, B.; Fang, Z.; Yu, H.; Kang, J.; Wong, H.-S.P. Stochastic learning in oxide binary synaptic device for neuromorphic computing. *Front. Neurosci.* **2013**, *7*, 186. [CrossRef]
3. Raymo, F.M. Digital processing and communication with molecular switches. *Adv. Mater.* **2002**, *14*, 401–414. [CrossRef]
4. Gholipour, B.; Bastock, P.; Craig, C.; Khan, K.; Hewak, D.; Soci, C. Amorphous Metal-Sulphide Microfibers Enable Photonic Synapses for Brain-Like Computing. *Adv. Opt. Mater.* **2015**, *3*, 635–641. [CrossRef]
5. Wu, Y.; Yu, S.; Wong, H.S.P.; Chen, Y.S.; Lee, H.Y.; Wang, S.M.; Gu, P.Y.; Chen, F.; Tsai, M.J. AlO<sub>x</sub>-based resistive switching device with gradual resistance modulation for neuromorphic device application. In Proceedings of the 2012 4th IEEE International Memory Workshop, Milan, Italy, 20–23 May 2012; Volume 1. [CrossRef]
6. Sokolov, A.S.; Jeon, Y.R.; Kim, S.; Ku, B.; Choi, C. Bio-realistic synaptic characteristics in the cone-shaped ZnO memristive device. *NPG Asia Mater.* **2019**, *11*, 5. [CrossRef]
7. Roy, K.; Jaiswal, A.; Panda, P. Towards spike-based machine intelligence with neuromorphic. *Nature* **2019**, *575*, 607–617. [CrossRef] [PubMed]
8. Kim, C.H.; Lim, S.; Woo, S.Y.; Kang, W.M.; Seo, Y.T.; Lee, S.T.; Lee, S.; Kwon, D.; Oh, S.; Noh, Y.; et al. Emerging memory technologies for neuromorphic computing. *Nanotechnology* **2019**, *30*, 32001. [CrossRef] [PubMed]
9. Indiveri, G.; Liu, S.C. Memory and Information Processing in Neuromorphic Systems. *Proc. IEEE* **2015**, *103*, 1379–1397. [CrossRef]
10. Prezioso, M.; Merrih-Bayat, F.; Hoskins, B.D.; Adam, G.C.; Likharev, K.K.; Strukov, D.B. Training and operation of an integrated neuromorphic network based on metal-oxide memristors. *Nature* **2015**, *521*, 61–64. [CrossRef]
11. Lee, D.K.; Kim, M.H.; Kim, T.H.; Bang, S.; Choi, Y.J.; Kim, S.; Cho, S.; Park, B.G. Synaptic behaviors of HfO<sub>2</sub> ReRAM by pulse frequency modulation. *Solid State Electron.* **2019**, *154*, 31–35. [CrossRef]

12. Chen, W.-J.; Cheng, C.-H.; Lin, P.-E.; Tseng, Y.-T.; Chang, T.-C.; Chen, J.-S. Analog Resistive Switching and Synaptic Functions in  $\text{WO}_x/\text{TaO}_x$  Bilayer through Redox-Induced Trap-Controlled Conduction. *ACS Appl. Electron. Mater.* **2019**, *1*, 2422–2430. [[CrossRef](#)]
13. Deuermeier, J.; Kiazadeh, A.; Klein, A.; Martins, R.; Fortunato, E. Multil-Level Cell Properties of a Bilayer  $\text{Cu}_2\text{O}/\text{Al}_2\text{O}_3$  Resistive Switching Device. *Nanomaterials* **2019**, *9*, 289. [[CrossRef](#)] [[PubMed](#)]
14. Strukov, D.B.; Snider, G.S.; Stewart, D.R.; Williams, R.S. The missing memristor found. *Nature* **2008**, *453*, 80–83. [[CrossRef](#)] [[PubMed](#)]
15. Ryu, H.; Kim, S. Pseudo-Interface Switching of a Two-Terminal  $\text{TaO}_x/\text{HfO}_2$  Synaptic Device for Neuromorphic Applications. *Nanotechnology* **2020**, *10*, 1550.
16. Salaoru, I.; Prodromakis, T.; Khat, A.; Toumazou, C. Resistive switching of oxygen enhanced  $\text{TiO}_2$  thin-film devices. *Appl. Phys. Lett.* **2013**, *102*, 013506. [[CrossRef](#)]
17. Berdan, R.; Prodromakis, T.; Toumazou, C. High precision analogue memristor state tuning. *Electron. Lett.* **2012**, *48*, 1105–1107. [[CrossRef](#)]
18. Shen, Z.; Zhao, C.; Qi, Y.; Xu, W.; Liu, Y.; Mitrovic, I.Z.; Yang, L.; Zhao, C. Advances of RRAM Devices: Resistive Switching Mechanisms, Materials and Bionic Synaptic Application. *Nanomaterials* **2020**, *10*, 1437. [[CrossRef](#)]
19. Romero, F.J.; Toral-Lopez, A.; Ohata, A.; Morales, D.P.; Ruiz, F.G.; Godoy, A.; Rodriguez, N. Laser-Fabricated reduced graphene oxide memristors. *Nanomaterials* **2019**, *9*, 897. [[CrossRef](#)]
20. Tominov, R.V.; Vakulov, Z.E.; Avilov, V.I.; Khakhulin, D.A.; Fedotov, A.A.; Zamburg, E.G.; Smirnov, V.A.; Ageev, O.A. Synthesis and memristor effect of a forming-free zno nanocrystalline films. *Nanomaterials* **2020**, *10*, 1007. [[CrossRef](#)]
21. Kuzum, D.; Jeyasingh, R.G.D.; Yu, S.; Wong, H.S.P. Low-energy robust neuromorphic computation using synaptic devices. *IEEE Trans. Electron Devices* **2012**, *59*, 3489–3494. [[CrossRef](#)]
22. Kaneko, Y.; Nishitani, Y.; Ueda, M. Ferroelectric artificial synapses for recognition of a multishaded image. *IEEE Trans. Electron Devices* **2014**, *61*, 2827–2833. [[CrossRef](#)]
23. Lee, M.J.; Lee, C.B.; Lee, D.; Lee, S.R.; Chang, M.; Hur, J.H.; Kim, Y.B.; Kim, C.J.; Seo, D.H.; Seo, S.; et al. A fast, high-endurance and scalable non-volatile memory device made from asymmetric  $\text{Ta}_2\text{O}_{5-x}/\text{TaO}_{2-x}$  bilayer structures. *Nat. Mater.* **2011**, *10*, 625–630. [[CrossRef](#)] [[PubMed](#)]
24. Tsunoda, K.; Kinoshita, K.; Noshiro, H.; Yamazaki, Y.; Iizuka, T.; Ito, Y.; Takahashi, A.; Okano, A.; Sato, Y.; Fukano, T.; et al. Low power and high speed switching of Ti-doped NiO ReRAM under the unipolar voltage source of less than 3 V. In Proceedings of the 2007 IEEE International Electron Devices Meeting, Washington, DC, USA, 10–12 December 2007; pp. 767–770. [[CrossRef](#)]
25. Govoreanu, B.; Kar, G.S.; Chen, Y.Y.; Paraschiv, V.; Kubicek, S.; Fantini, A.; Radu, I.P.; Goux, L.; Clima, S.; Degraeve, R.; et al.  $10 \times 10 \text{ nm}^2$  Hf/HfO<sub>x</sub> crossbar resistive RAM with excellent performance, reliability and low-energy operation. In Proceedings of the 2011 International Electron Devices Meeting, Washington, DC, USA, 5–7 December 2011; pp. 729–732. [[CrossRef](#)]
26. Kim, S.; Chang, Y.F.; Kim, M.H.; Bang, S.; Kim, T.H.; Chen, Y.C.; Lee, J.H.; Park, B.G. Ultralow power switching in a silicon-rich SiN: Y/SiN<sub>x</sub> double-layer resistive memory device. *Phys. Chem. Chem. Phys.* **2017**, *19*, 18988–18995. [[CrossRef](#)]
27. Yang, R.; Terabe, K.; Liu, G.; Tsuruoka, T.; Hasegawa, T.; Gimzewski, J.K.; Aono, M. On-demand nanodevice with electrical and neuromorphic multifunction realized by local ion migration. *ACS Nano* **2012**, *6*, 9515–9521. [[CrossRef](#)] [[PubMed](#)]
28. Bang, S.; Kim, M.H.; Kim, T.H.; Lee, D.K.; Kim, S.; Cho, S.; Park, B.G. Gradual switching and self-rectifying characteristics of  $\text{Cu}/\alpha\text{-IGZO}/\text{p}^+\text{-Si}$  RRAM for synaptic device application. *Solid State Electron.* **2018**, *150*, 60–65. [[CrossRef](#)]
29. Li, Y.; Zhong, Y.; Xu, L.; Zhang, J.; Xu, X.; Sun, H.; Miao, X. Ultrafast synaptic events in a chalcogenide memristor. *Sci. Rep.* **2013**, *3*, 1619. [[CrossRef](#)]
30. Kim, S.; Chen, J.; Chen, Y.C.; Kim, M.H.; Kim, H.; Kwon, M.W.; Hwang, S.; Ismail, M.; Li, Y.; Miao, X.S.; et al. Neuronal dynamics in  $\text{HfO}_x/\text{AlO}_y$ -based homeothermic synaptic memristors with low-power and homogeneous resistive switching. *Nanoscale* **2019**, *11*, 237–245. [[CrossRef](#)]
31. Chi, P.; Li, S.; Xu, C.; Zhang, T.; Zhao, J.; Liu, Y.; Wang, Y.; Xie, Y. PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory. *ACM SIGARCH Comput. Archit. News* **2016**, *44*, 27–39. [[CrossRef](#)]

32. Zhu, J.; Zhang, T.; Yang, Y.; Huang, R. A comprehensive review on emerging artificial neuromorphic devices. *Appl. Phys. Rev.* **2020**, *7*, 011312. [[CrossRef](#)]
33. Chakraborty, I.; Jaiswal, A.; Saha, A.K.; Gupta, S.K.; Roy, K. Pathways to efficient neuromorphic computing with non-volatile memory technologies. *Appl. Phys. Rev.* **2020**, *7*, 021308. [[CrossRef](#)]
34. Lanza, M.; Wong, H.-S.P.; Pop, E.; Ielmini, D.; Strukov, D.; Regan, B.C.; Larcher, L.; Villena, M.A.; Yang, J.J.; Goux, L.; et al. Recommended Methods to Study Resistive Switching Devices. *Adv. Electron. Mater.* **2019**, *5*, 1800143. [[CrossRef](#)]
35. Gale, E.; de Lacy Costello, B.; Adamatzky, A. Observation, characterization and modeling of memristor current spikes. *Appl. Math. Inf. Sci.* **2013**, *7*, 1395–1403. [[CrossRef](#)]
36. Tae Jang, J.; Ahn, G.; Sung-Jin, C.; Myong Kim, D.; Hwan Kim, D. Control of the boundary between the gradual and abrupt modulation of resistance in the schottky barrier tunneling-modulated amorphous indium-gallium-zinc-oxide memristors for neuromorphic computing. *Electronics* **2019**, *8*, 1087. [[CrossRef](#)]
37. Mahata, C.; Lee, C.; An, Y.; Kim, M.H.; Bang, S.; Kim, C.S.; Ryu, J.H.; Kim, S.; Kim, H.; Park, B.G. Resistive switching and synaptic behaviors of an HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> stack on ITO for neuromorphic systems. *J. Alloys Compd.* **2020**, *826*, 154434. [[CrossRef](#)]
38. Du, C.; Cai, F.; Zidan, M.A.; Ma, W.; Lee, S.H.; Lu, W.D. Reservoir computing using dynamic memristors for temporal information processing. *Nat. Commun.* **2017**, *8*, 2204. [[CrossRef](#)]
39. Park, J.; Kwak, M.; Moon, K.; Woo, J.; Lee, D.; Hwang, H. TiO<sub>x</sub>-Based RRAM Synapse with 64-Levels of Conductance and Symmetric Conductance Change by Adopting a Hybrid Pulse Scheme for Neuromorphic Computing. *IEEE Electron. Dev. Lett.* **2016**, *37*, 1559–1562. [[CrossRef](#)]
40. Bousoulas, P.; Asenov, P.; Karageorgiou, I.; Sakellaropoulos, D.; Stathopoulos, S. Engineering amorphous-crystalline interfaces in TiO<sub>2-x</sub>/TiO<sub>2-y</sub>-based bilayer structures for enhanced resistive switching and synaptic properties. *J. Appl. Phys.* **2016**, *120*, 154501. [[CrossRef](#)]
41. Kim, S.; Cho, S.; Park, B.G. Fully Si compatible SiN resistive switching memory with large self-rectification ratio. *AIP Adv.* **2016**, *6*, 015021. [[CrossRef](#)]
42. Kim, S.; Jung, S.; Kim, M.H.; Kim, T.H.; Bang, S.; Cho, S.; Park, B.G. Nano-cone resistive memory for ultralow power operation. *Nanotechnology* **2017**, *28*, 125207. [[CrossRef](#)]
43. Yu, M.; Fang, Y.; Wang, Z.; Pan, Y.; Cai, Y.; Huang, R. Self-selection effects and modulation of TaO<sub>x</sub> resistive switching random access memory with bottom electrode of highly doped Si. *J. Appl. Phys.* **2016**, *119*, 195302. [[CrossRef](#)]
44. Moon, K.; Fumarola, A.; Sidler, S.; Jang, J.; Narayanan, P.; Shelby, R.M.; Burr, G.W.; Hwang, H. Bidirectional Non-Filamentary RRAM as an Analog Neuromorphic Synapse, Part I: Al/Mo/Pr<sub>0.7</sub>Ca<sub>0.3</sub>MnO<sub>3</sub> Material Improvements and Device Measurements. *J. Electron. Dev. Soc.* **2018**, *6*, 146–155. [[CrossRef](#)]
45. Yang, J.J.; Pickett, M.D.; Li, X.; Ohlberg, D.A.A.; Stewart, D.R.; Williams, R.S. Memristive switching mechanism for metal/oxide/metal nanodevices. *Nat. Nanotechnol.* **2008**, *3*, 429–433. [[CrossRef](#)] [[PubMed](#)]
46. Hu, C.; Mcdaniel, M.D.; Posada, A.; Demkov, A.A.; Ekerdt, A.A.; Yu, E.T. Highly Controllable and Stable Quantized Conductance and Resistive Switching Mechanism in Single-Crystal TiO<sub>2</sub> Resistive Memory on Silicon. *Nano Lett.* **2014**, *14*, 4360–4367. [[CrossRef](#)] [[PubMed](#)]
47. Ma, J.; Chai, Z.; Zhang, W.D.; Zhang, J.F.; Marsland, J.; Govoreanu, B.; Degraeve, R.; Goux, L.; Kar, G.S. TDDB Mechanism in a-Si/TiO<sub>2</sub> nonfilamentary RRAM Device. *IEEE Trans. Electron. Dev.* **2019**, *66*, 777–784. [[CrossRef](#)]
48. Krishnaprasad, A.; Choudhary, N.; Das, S.; Dev, D.; Kalita, H.; Chung, H.S.; Aina, O.; Jung, Y.; Roy, T. Electronic synapses with near-linear weight update using MoS<sub>2</sub>/graphene memristors. *Appl. Phys. Lett.* **2019**, *115*, 103104. [[CrossRef](#)]
49. Wang, W.; Wang, R.; Shi, T.; Wei, J.; Cao, R.; Zhao, X.; Wu, Z.; Zhang, X.; Lu, J.; Xu, H.; et al. A Self-Rectification and Quasi-Linear Analogue Memristor for Artificial Neural Networks. *IEEE Electron Device Lett.* **2019**, *40*, 1407–1410. [[CrossRef](#)]
50. Li, Y.; Zhong, Y.; Zhang, J.; Xu, L.; Wang, Q.; Sun, H.; Tong, H.; Cheng, X.; Miao, X. Activity-dependent synaptic plasticity of a chalcogenide electronic synapse for neuromorphic systems. *Sci. Rep.* **2014**, *4*, 4906. [[CrossRef](#)]
51. Aluguri, R.; Kumar, D.; Simanjuntak, F.M.; Tseng, T.Y. One bipolar transistor selector—One resistive random access memory device for cross bar memory array. *AIP Adv.* **2017**, *4*, 095118. [[CrossRef](#)]

52. Chakrabarti, S.; Samanta, S.; Maikap, S.; Rahaman, S.Z.; Cheng, H.M. Temperature-Dependent Non-linear Resistive Switching Characteristics and Mechanism Using a New  $W/WO_3/WO_x/W$  Structure. *Nanoscale Res. Lett.* **2016**, *11*, 389. [[CrossRef](#)]
53. Song, S.; Kim, K.; Jung, K.H.; Sok, J.; Park, K. Properties of Resistive Switching in  $TiO_2$  Nanocluster- $SiO_x$  ( $x < 2$ ) Matrix Structure. *J. Semicond. Technol. Sci.* **2018**, *18*, 108–114.
54. Chad, U.; Huang, K.C.; Huang, C.Y.; Tseng, T.Y. Mechanism of Nonlinear Switching in  $HfO_2$ -Based Crossbar RRAM With Inserting Large Bandgap Tunneling Barrier Layer. *IEEE Trans. Electron. Dev* **2015**, *62*, 3665–3670.
55. Yan, X.; Zhou, Z.; Ding, B.; Zhao, J.; Zhang, Y. Superior resistive switching memory and biological synapse properties based on a simple  $TiN/SiO_2/p$ -Si tunneling junction structure. *J. Mater. Chem. C* **2017**, *5*, 2259–2267. [[CrossRef](#)]
56. Sassine, G.; Barbera, S.L.; Najjari, N.; Minvielle, M.; Dubourdieu, C.; Alibart, F. Interfacial versus filament resistive switching in  $TiO_2$  and  $HfO_2$  devices. *J. Vac. Sci. Technol. B* **2016**, *34*, 012202. [[CrossRef](#)]
57. Ge, J.; Charker, M. Oxygen Vacancies Control Transition of Resistive Switching Mode in Single-Crystal  $TiO_2$  Memory Device. *ACS Appl. Mater Interfaces* **2017**, *9*, 16327–16334. [[CrossRef](#)] [[PubMed](#)]
58. Michalas, L.; Stathopoulos, S.; Khiat, A.; Prodromakis, T. Conduction mechanisms at distinct resistive levels of  $Pt/TiO_{2-x}/Pt$  memristors. *Appl. Phys. Lett.* **2018**, *113*, 143503. [[CrossRef](#)]
59. Yoon, K.J.; Lee, M.H.; Kim, G.H.; Song, S.J.; Seok, J.Y.; Han, S.; Yoon, J.H.; Kim, K.M.; Hwang, C.S. Memristive tri-stable resistive switching at ruptured conducting filaments of a  $Pt/TiO_2/Pt$  cell. *Nanotechnology* **2012**, *23*, 185202. [[CrossRef](#)]
60. Park, S.J.; Lee, J.P.; Jang, J.S.; Rhu, H.; Yu, H.; You, B.Y.; Kim, C.S.; Kim, K.J.; Cho, Y.J.; Baik, S.; et al. In situ control of oxygen vacancies in  $TiO_2$  by atomic layer deposition for resistive switching devices. *Nanotechnology* **2013**, *24*, 295202. [[CrossRef](#)]
61. Biju, K.P.; Liu, X.; Bourim, E.M.; Kim, I.; Jung, S.; Siddik, M.; Lee, J.; Hwang, H. Asymmetric bipolar resistive switching in solution-processed  $Pt/TiO_2/W$  devices. *J. Phys. D Appl. Phys.* **2010**, *43*, 495104. [[CrossRef](#)]



© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).