



Article

Ultra-Low-Voltage-Triggered Silicon Controlled Rectifier ESD Protection Device for 2.5 V Nano Integrated Circuit

Ruibo Chen ¹, Hao Wei ¹ , Hongxia Liu ^{1,*} , Zhiwei Liu ^{2,*} and Yaolin Chen ¹

¹ Key Laboratory for Wide Band Gap Semiconductor Materials and Devices of Education, School of Microelectronics, Xidian University, Xi'an 710071, China

² State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610056, China

* Correspondence: hxliu@mail.xidian.edu.cn (H.L.); ziv_liu@hotmail.com (Z.L.)

Abstract: In this paper, an improved low-voltage-triggered silicon-controlled rectifier (LVTSCR) called an ultra-low-voltage-triggered SCR (ULVTSCR) is proposed and fabricated in a 40-nm CMOS process. By adding an external NMOSs-chain triggering component to the conventional LVTSCR, the proposed ULVTSCR can realize ~2 V lower trigger voltage. Meanwhile, the trigger voltage of the ULVTSCR is adjustable with the number of its incorporated NMOS transistors. Compared with the existing Diodes-chain Triggered SCR (DTSCR) scheme, the NMOSs-chain triggered ULVTSCR possesses a 25% lowered overshoot voltage in the same area consumption, and thus it is more suitable for 2.5 V circuits ESD protections considering the CDM protection applications.

Keywords: on-chip ESD; SCR; trigger voltage; overshoot



Citation: Chen, R.; Wei, H.; Liu, H.; Liu, Z.; Chen, Y. Ultra-Low-Voltage-Triggered Silicon Controlled Rectifier ESD Protection Device for 2.5 V Nano Integrated Circuit. *Nanomaterials* **2022**, *12*, 4250. <https://doi.org/10.3390/nano12234250>

Academic Editor: Filippo Giubileo

Received: 29 October 2022

Accepted: 25 November 2022

Published: 29 November 2022

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2022 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

The Silicon-Controlled Rectifier (SCR) has been the most attractive ESD protection component due to its high robustness against ESD stresses [1]. However, the conventional SCR device has a high trigger voltage (V_{t1}) and a low holding voltage (V_h) [2,3]. Therefore, it cannot provide effective ESD protection in most circuits. To solve these problems, many improved local-based ESD protection schemes were presented, such as Modified Lateral SCR (MLSCR), Low Triggered SCR (LVTSCR), and Diodes-string Triggered SCR (DTSCR) [4,5]. Among them, DTSCR is able to achieve a very low and flexible trigger voltage, and many improved structures based on DTSCR have been proposed in recent years. For example, Chen, Du et al. proposed a novel DTSCR called LTC-DTSCR [6]. By suppressing the trigger of the parasitic SCR of DTSCR, LTC-DTSCR further lowered the trigger voltage. However, the relatively high overshoot voltage and slow turn-on speed of the DTSCR structure impose a hurdle for its usage in the charged device model (CDM) protection [7]. In addition, the DTSCR is not suitable for 2.5 V or above circuits ESD protections because the increased number of the triggering diode will cause large leakage and latch-up risk due to the Darlington effect. As for the LVTSCR, it has the same issues as the conventional SCR: its trigger voltage is too high and hard to adjust to meet the ESD design window of the advanced CMOS process. At this point, several improved LVTSCR structures have been proposed in [8,9], but they focus on improving holding voltage; these devices still have high trigger voltages (~8 V). There are also many new SCR structures proposed. By introducing two gates into SCR, Lin realized a new SCR device with low trigger voltage, low leakage, and low parasitic capacitance [10]. However, it requires an external RC circuit to assist triggering, which will cause huge extra area consumption. P. Galy et al. embedded SCR into BIMOS [11], thus achieving an ultracompact layout, low trigger voltage, and low on-resistance. However, its holding voltage is low, which will increase latch-up risk if the applied voltage domain is relatively high.

In this paper, a new LVTSCR structure with a lower trigger voltage called an ultra-low-voltage-triggered SCR (ULVTSCR) for a 2.5 V voltage domain circuit is first proposed. The new structure incorporates an adjustable NMOSs-chain in the conventional LVTSCR as a driver to its internal embedded NMOS, resulting in a ~25% lower trigger voltage than the existing LVTSCR-based devices. Additionally, ULVTSCR also possesses a high failure current (I_{t2}) of 42 mA/ μm and a high holding voltage of 3 V, which is latch-up immune for a 2.5 V circuit. Moreover, compared with the DTSCR devices, the ULVTSCR will realize lower overshoot voltage with the same area thanks to its voltage driver triggering component.

2. Mechanism

Figures 1 and 2 present the cross-section view and schematic equivalent circuit of the proposed ULVTSCR, respectively. Note that the ULVTSCR is constituted by incorporating an external NMOSs-chain as a voltage driver in a conventional LVTSCR and having the gate of its internal NMOS connected to this driver. Each NMOS in the NMOSs-chain is connected as a “diode connection”, that is, the gate and drain are tied together, the source and sub are tied together, and such units in series form the NMOSs-chain. Additionally, each NMOS in NMOSs-chain is insulated by P+ guard rings and Deep NWell (DNW). The P-substrate of ULVTSCR is connected to the cathode and insulated by a P+ guard ring.




Figure 1. Schematic cross-section of the proposed ULVTSCR device.




Figure 2. Equivalent circuit of the proposed ULVTSCR device.

For the conventional LVTSCR, when the ESD stress arrived, the PN junction between the drain and the substrate of the inserted NMOS of the conventional LVTSCR will be the breakdown. Then current flows from the anode to the cathode through the N+ region of

the inserted NMOS; thus, a voltage drop is generated on RNW and RPW. Once the voltage drops on RNW and RPW reach the forward bias voltage of the PN junction of P+/PWELL and PWELL/N+, the equivalent transistors Q1 and Q2 will be turned on, then the SCR path shown by the blue curve in Figure 1 is triggered and the LVTSCR begins to discharge the ESD current.

For the ULVTSCR, it has been pointed out before that NMOS in the NMOSs-chain is connected as a “diode connection”, which means MOS in such a connection will behave similar to a diode (being turned on when a positive voltage is applied between the drain and source). So NMOSs-chain formed by such units in series will also behave similar to a diode string but compared to a diode string, NMOSs-chain consumes less area and is free of the Darlington effect. When the ESD stress arrives and reaches the turn-on voltage of the NMOSs-chain, it will be turned on. In addition, the gate of LVTSCR is connected to the NMOSs-chain, as shown in Figure 1 above. So once the NMOSs-chain is turned on, the voltage will be coupled to the gate of the LVTSCR and turn on the inserted NMOS of the LVTSCR. Thereby, current can flow from the anode to the cathode through the inserted NMOS of the LVTSCR, as the path shown by the red line in Figure 1, and charge Q1 and Q2 without avalanche breakdown. The external NMOSs-chain instead avalanche breakdown to assist ULVTSCR in triggering, which enables ULVTSCR to achieve a lower trigger voltage.

3. Results and Discussion

In this work, all devices were fabricated in the 40 nm CMOS process because the voltage domain that the 40 nm CMOS process focuses on includes 2.5 V. The quasi-static I-V characteristics of the proposed devices are measured using a Hanwa TED-T5000 transmission line pulsing (TLP) tester with a 10 ns rise time and 100 ns pulse width; the very-fast TLP is measured under a 300 ps rise time with a 5 ns width VF-TLP pulse; and the DC leakages are also evaluated.

3.1. TLP Results

Figure 3a shows the positive and negative TLP I-V curves of conventional LVTSCR and the proposed ULVTSCR with a 6-NMOSs-chain. The geometrical dimensions of tested LVTSCR and ULVTSCR are presented in Table 1, and the W/L of the thick gate NMOSs in the NMOSs-chain of ULVTSCR is 20 μm /0.3 μm . The conventional LVTSCR features a higher trigger voltage of 8.3 V because LVTSCR is triggered by the avalanche breakdown of its inserted NMOS. While the trigger voltage of an ULVTSCR with a 6-NMOSs string is 6.4 V, which is 1.9 V lower than that of an LVTSCR, compared to an LVTSCR, the trigger of an ULVTSCR includes two stages. Taking ULVTSCR_6 in Figure 3b as an example, ULVTSCR enters the first stage when the voltage reaches $V_{on} = 4.2$ V due to the conduction of the inserted NMOS and features a slowly rising I-V curve. As the voltage between the anode and cathode increases, the current flow from the anode to the cathode through the inserted NMOS increases until the voltage between the anode and cathode reaches $V_{tl} = 6.4$ V and the SCR path is triggered. Then the device enters the second stage and features snap-back characteristics on the I-V curve due to the equivalent resistance of ULVTSCR drops dramatically. As for the negative TLP response, because the NMOSs-chain of ULVTSCR will not be turned during negative TLP, ULVTSCR, and LVTSCR behave the same under negative TLP.

Figure 3b presents the TLP I-V curves of ULVTSCRs, with the number of external NMOSs varying from four to seven. The result shows that the V_{tl} of ULVTSCR increases from 6.05 V to 6.85 V, with the number of NMOSs in the NMOSs-chain increasing from 4 to 7. This result is expected, because the increased number of NMOSs in the NMOSs-chain will cause the decreased voltage on the gate of the inserted NMOS, leading to the lower current flow through the inserted NMOS, consequently the SCR path has to be triggered by higher V_{tl} . This result proves that the V_{tl} of ULVTSCR can be flexibly and coordinately adjusted by adjusting the number of NMOSs in the NMOSs-chain; moreover, it can achieve the same V_{tl} with fewer NMOSs in series if a higher V_{th} NMOS is used.




Figure 3. TLP I-V characteristics of: (a) 6-NMOSs-chain ULVTSCR and LVTSCR, (b) ULVTSCRs with N = 4, 5, 6, and 7.

Table 1. Geometrical dimensions of tested ULVTSCR and LVTSCR.

W(μm)	D1 (μm)	D2 (μm)	D3 (μm)	LG (μm)
40	0.5	2	0.5	0.3

As is shown in Figure 1, D1 represents the length that the drain of the inserted NMOS extends to the NWELL. Figure 4 gives the TLP I-V curves of ULVTSCRs with D1 variation, and the holding voltage V_h and failure current I_{t2} of the tested devices are extracted in Table 2. The test results reveal the trade-off relationship between I_{t2} and V_h . With D1 increasing from 0.25 μm to 2 μm, the I_{t2} decreases from 43 mA/μm to 25 mA/μm, while the V_h rises from 2.1 V to 4.2 V, and the holding current I_h also rises from 2.4 mA/μm to 6.5 mA/μm. Such a result determines that there must be careful optimization on D1 to give consideration to both I_{t2} and V_h . In this work, 0.5 μm is the optimal value of D1, where $I_{t2} = 42$ mA/μm, $V_h = 3$ V, and $I_h = 4.7$ mA/μm. In addition, we can also see from the curves that the impact of D1 on V_{tl} is negligible.






Figure 4. (a) TLP I-V characteristics and (b) leakage of ULVTSCRs with different D1.

Table 2. Extracted V_h and I_{t2} of ULVTSCR with D_1 variation.

Device	D_1 (μm)	V_h (V)	I_{t2} (A)	I_{t2} (mA/ μm)
ULVTSCR-01	0.25	2.1	1.75	43
ULVTSCR-02	0.50	3.0	1.68	42
ULVTSCR-03	1.00	3.1	1.40	35
ULVTSCR-04	2.00	4.2	1.00	25

3.2. Overshoot

CDM performance is also very important for an ESD protection device. Figure 5 shows the VF-TLP waveforms measured at a current of 1.5 A for the 3-diode string DTSCR and the 6-NMOSs string ULVTSCR. The cross-section of the measured DTSCR is shown in Figure 6. Note that the PWell of the DTSCR is floating. It should be illustrated that the width of NMOSs in the NMOSs-chain and diodes in the diode string are 20 μm and 40 μm , respectively, so the total area of consumption from the 3-string DTSCR and 6-string ULVTSCR is approximately the same.

**Figure 5.** VF-TLP waveforms measured at a current of 1.5 A for the 3-string DTSCR and 6-string ULVTSCR.**Figure 6.** Schematic cross-section of the measured DTSCR.

The test result shows that ULVTSCR possesses CDM performance with a 15 V overshoot, which is 5 V lower than that of DTSCR, despite that the inserted NMOS causes the increased N^+ to P^+ spacing (S_{ac}) of ULVTSCR. Such a result makes sense. As is reported in work [12,13], the higher the equivalent resistance of the current trigger path of the device, the higher the overshoot. It is clear that the current trigger path of DTSCR is its diode string. As for ULVTSCR, although the NMOSs-chain is the key to the trigger of ULVTSCR, the current trigger path is not the NMOSs-chain but the inserted NMOS (as shown by the red curve in Figure 1). Compared to inserted NMOS, diodes in diode strings are in series, which determines the high turn-on resistance of the diode string. Additionally, the relatively small size of diodes further increases the turn-on resistance of diode strings. If one attempts to compensate for DTSCR's overshoot by increasing the size of the diode

string, then the area cost will be too high. Besides, enlarging the size of diodes cannot increase failure current, which means that for DTSCR, the area consumption on diodes for lowering overshoot is independent, extra area consumption. While enlarging the size of LVTSCR in ULVTSCR can not only lower overshoot but also increase failure current.

3.3. Leakage

Leakage current is another critical ESD design metric. Figure 7 shows the DC sweep IV characteristics of the ULVTSCR with a 5, 6, and 7-NMOSs string measured at room temperature; the current was restricted to 100 μ A to protect devices under test. The leakage current of these devices under 2.5 V is extracted in Table 3. According to the test result, a conclusion can be drawn that the more NMOSs in the NMOSs-chain, the smaller the leakage. Of course, increasing the length of the NMOSs-chain will increase the trigger voltage V_{tl} , but a designer can compensate V_{tl} by bringing the connecting position between the gate of the ULVTSCR and the NMOSs string close to the anode. We can also deduce that the leakage of ULVTSCR is mainly from its NMOSs string, so using NMOS with a higher threshold voltage in the external NMOSs-chain will further decrease leakage.




Figure 7. DC sweeps of the ULVTSCR with different NMOSs string. Measured at 25 °C and 125 °C.

Table 3. Extracted leakage of ULVTSCR with different NMOSs string at 25 °C and 125 °C.

Device	Leakage (nA)	Leakage (nA/ μ m)
ULVTSCR-05@25 °C	353	8.82
ULVTSCR-06@25 °C	25	0.62
ULVTSCR-07@25 °C	5	0.12
ULVTSCR-05@125 °C	4.78 (μ A)	120
ULVTSCR-06@125 °C	811	20.27
ULVTSCR-07@125 °C	241	6.02

4. Conclusions

In this paper, a new SCR structure based on the LVTSCR was proposed and fabricated in a 40 nm CMOS process. The idea of ULVTSCR is to introduce an external trigger circuit consisting of an NMOSs-chain to turn on its inserted NMOS. The TLP test result showed that ULVTSCR has a trigger voltage below 7 V, lower than the 8.3 V trigger voltage of LVTSCR, and the trigger voltage is easily adjusted by adjusting the number of NMOSs in the NMOSs-chain. Additionally, ULVTSCR also possesses a high failure current (I_{t2}) of 42 mA/ μ m and a high holding voltage of 3 V, which is latch-up immune for a 2.5 V circuit. Thus, the ULVTSCR can be designed to meet the ESD design window of 2.5 V circuits. The V-t waveform of ULVTSCR under CDM pulse with an amplitude of 1.5 A showed that ULVTSCR has an overshoot of 15 V, which is 25% lower than that of DTSCR with an area the same as the measured ULVTSCR. In addition, the leakage current of ULVTSCR under 2.5 V can be restricted to dozens of nA. The above results proved that the proposed ULVTSCR is suitable for the 2.5 V circuits ESD protection applications considering CDM performance.

Author Contributions: Formal analysis, R.C. and H.W.; resources, Z.L.; data curation, R.C.; writing—original draft preparation, H.W.; writing—review and editing, R.C.; visualization, Y.C.; funding acquisition, H.L. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by: National Natural Science Foundation of China, grant number U2241221.

Data Availability Statement: Not applicable.

Acknowledgments: We thank UESTC for offering a sample.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Wang, A.Z.; Feng, H.G.; Gong, K.; Zhan, R.Y.; Stine, J. On-chip ESD protection design for integrated circuits: An overview for IC designers. *Microelectron. J.* **2001**, *32*, 733–747. [[CrossRef](#)]
2. Rountree, R.N.; Duvvury, C.; Maki, T. A process-tolerant input protection circuit for advanced CMOS process. In Proceedings of the EOS/ESD Symposium Proceedings, Reno, NV, USA, 4–8 October 1988; pp. 201–205.
3. Rountree, R.N. ESD protection for submicron CMOS circuits—issues and solutions. In Proceedings of the Technical Digest, International Electron Devices Meeting, San Francisco, CA, USA, 11–14 December 1988; pp. 580–583.
4. Chatterjee, A.; Polgreen, T. A low-voltage triggering SCR for on-chip ESD protection at output and input pads. In Proceedings of the IEEE Electron Device Papers, Honolulu, HI, USA, 4–7 June 1990; Volume 12, pp. 75–76.
5. Ker, M.D.; Hsu, K.C. Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits. *IEEE Trans. Device Mater. Reliab.* **2005**, *5*, 235–249.
6. Chen, L.; Du, F.; Chen, R.; Liu, J.; Liu, Z.; Zhang, L. Novel diode-triggered SCR with suppressed multiple triggering for ESD applications. In Proceedings of the 2018 IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC), Shenzhen, China, 6–8 June 2018; pp. 1–2.
7. Mergens, M. Speed optimized diode-triggered SCR (DTSCR) for RF ESD protection of ultra-sensitive IC nodes in advanced technologies. *IEEE Trans. Device Mater.* **2005**, *5*, 532–542. [[CrossRef](#)]
8. Yang, K.; Liu, J.; Liu, Z. LVTSCR with High Holding Voltage for ESD Protection in 55 nm CMOS Process. In Proceedings of the 2019 8th International Symposium on Next Generation Electronics (ISNE), Zhengzhou, China, 9–10 October 2019; pp. 1–3.
9. Huang, M.; Du, F.; Hou, F.; Song, W.; Liu, J.; Liu, Z. Enhanced LVTSCR with High Holding Voltage in Advanced CMOS technology. In Proceedings of the 2019 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), Xi'an, China, 12–14 June 2019; pp. 1–2.
10. Lin, C.-Y.; Wu, Y.-H.; Ker, M.-D. Low-Leakage and Low-Trigger-Voltage SCR Device for ESD Protection in 28-nm High-k Metal Gate CMOS Process. *IEEE Electron Device Lett.* **2016**, *37*, 1387–1390. [[CrossRef](#)]
11. Galy, P.; Bourgeat, J.; Guitard, N.; Lise, J.D.; Marin-Cudraz, D.; Legrand, C.A. Ultracompact ESD Protection With BIMOS-Merged Dual Back-to-Back SCR in Hybrid Bulk 28-nm FD-SOI Advanced CMOS Technology. *IEEE Trans. Electron Devices* **2017**, *64*, 3991–3997. [[CrossRef](#)]
12. Chen, W.Y.; Rosenbaum, E.; Ker, M.D. Diode-Triggered Silicon-Controlled Rectifier with Reduced Voltage Overshoot for CDM ESD Protection. *IEEE Trans. Device Mater. Reliab.* **2011**, *12*, 10–14. [[CrossRef](#)]
13. Gauthier, R.; Abou-Khalil, M.; Chatty, K.; Mitra, S.; Li, J. Investigation of voltage overshoots in diode triggered silicon-controlled rectifiers (DTSCRs) under very fast transmission line pulsing (VFTLP). In Proceedings of the EOS/ESD Symposium, Anaheim, CA, USA, 30 August 2009–4 September 2009; pp. 334–343.