

Perspective **LAB-to-FAB Transition of 2D FETs: Available Strategies and Future Trends**

Yury Illarionov [*](https://orcid.org/0000-0003-4323-1389) , Yezhu Lv, Yehao Wu and Yajing Chai

Laboratory of 2D Optoelectronics and Nanoelectronics (L2DON), Department of Materials Science and Engineering, Southern University of Science and Technology, 1088 Xueyuan Blvd, Shenzhen 518055, China; 12331184@mail.sustech.edu.cn (Y.L.); 12132085@mail.sustech.edu.cn (Y.W.); chaiyj@sustech.edu.cn (Y.C.) ***** Correspondence: illarionov@sustech.edu.cn

Abstract: The last decade has seen dramatic progress in research on FETs with 2D channels. Starting from the single devices fabricated using exfoliated flakes in the early 2010s, by the early 2020s, 2D FETs being trialed for mass production and vertical stacking of 2D channels made by leading semiconductor companies. However, the industry is focused solely on transition metal dichalcogenide (TMD) channels coupled with conventional 3D oxide insulators such as Al_2O_3 and HfO₂. This has resulted in numerous challenges, such as poor-quality interfaces and reliability limitations due to oxide traps. At the same time, the alternative routes for 2D FETs offered by laboratory (LAB) research have not been appreciated until now, even though the use of the native oxides of 2D channels has recently resulted in the first 2D FinFETs. Considering the research progress achieved in the last decade, from this perspective, we will discuss the main challenges for industry integration of 2D FETs and also suggest possible future steps which could propel these emerging technologies towards market applications.

Keywords: black phosphorus; MoS₂; graphene; transistor; 2D electronics; reliability improvement

1. Introduction

The scaling of Si technologies driven by Moore's law has resulted in enormous progress towards making our electronics cheap and efficient in the last decades [\[1\]](#page-6-0). However, modern integrated circuits have recently approached their scaling limits. For instance, the typical channel lengths for the sub-2 nm nodes which are expected to come into play in the next few years will be below 12 nm [\[2\]](#page-6-1), and further scaling would result in degraded performance due to short-channel effects. Although these limitations could be addressed by making Si channels as thin as a few nanometers, this appears to be impractical due to dramatically reduced carrier mobility [\[3\]](#page-6-2). Thus, naturally thin 2D semiconductors present the most feasible option for continuing the scaling of modern electronics and extending the life of Moore's law [\[4](#page-6-3)[,5\]](#page-6-4). Luckily, considerable progress in LAB research on FETs with 2D channels has been achieved exactly at the time when it is urgently needed, with recent demonstrations of large-area growth of TMD channels by chemical vapor deposition (CVD) $[6,7]$ $[6,7]$ for trial circuits $[8]$ and the discovery of alternative gate insulators such as $CaF₂$ [\[9\]](#page-6-8), STO [\[10\]](#page-6-9) and native oxides of 2D channels [\[11,](#page-6-10)[12\]](#page-6-11).

Following the initial demonstration of the field effect in graphene [\[13\]](#page-6-12), research attention has switched to real 2D semiconductors, with TMD channels being the most obvious choice for enabling logic FETs due to their sizable bandgaps [\[14\]](#page-6-13) and the wide availability of controllable large-area CVD growth methods [\[15\]](#page-6-14). In contrast, zero-bandgap graphene is mostly interesting for other applications such as optoelectronics and sensors. MXenes lack large-area growth techniques and do not enable FET performance comparable to TMD devices, though they are still attractive as sensors [\[16\]](#page-6-15). In Figure [1,](#page-1-0) we summarize the three main paths and key milestones of the LAB research performed in the last decade. Starting from the first proof-of-concept studies of the early 2010s [\[17\]](#page-6-16), the combination of

Citation: Illarionov, Y.; Lv, Y.; Wu, Y.; Chai, Y. LAB-to-FAB Transition of 2D FETs: Available Strategies and Future Trends. *Nanomaterials* **2024**, *14*, 1237. [https://doi.org/10.3390/](https://doi.org/10.3390/nano14151237) [nano14151237](https://doi.org/10.3390/nano14151237)

Academic Editor: Vincent Consonni

Received: 25 April 2024 Revised: 23 May 2024 Accepted: 15 July 2024 Published: 23 July 2024

Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/) $4.0/$).

an MoS₂ [\[8](#page-6-7)[,18](#page-7-0)[,19\]](#page-7-1) or another TMD [\[20,](#page-7-2)[21\]](#page-7-3) channel and a 3D oxide like SiO₂ [\[22\]](#page-7-4), Al₂O₃ [\[19\]](#page-7-1) or HfO₂ [\[23\]](#page-7-5) has become common for almost any 2D FET fabricated in research labs. As a result, this TMD/3D path has progressed all the way from single prototype devices made of exfoliated flakes to trial circuit integration [\[7](#page-6-6)[,8\]](#page-6-7). This has become possible due to the breakthrough progress achieved in the second half of the 2010s, first in the growth of large-area TMD films by CVD [\[6,](#page-6-5)[15\]](#page-6-14), and then also in the deposition of high-k oxides onto the TMD channels by atomic layer deposition (ALD) [\[7\]](#page-6-6). Remarkably, many LAB TMD/3D FETs exhibit very promising performance with near-ideal subthreshold swing [\[23\]](#page-7-5) and on/off current ratios up to 10^{10} [\[24\]](#page-7-6) and thus seem suitable for commercial applications at first glance [\[5\]](#page-6-4).

Figure 1. Key milestones of the three major paths of logic 2D FET technologies achieved in LAB research. While TMD/3D devices are already under trial industry processing, TMD/vdW FETs require more research, in particular in top gate integration. The devices with native oxides have recently reached the point of breakthrough towards FinFETs based on the Bi₂O₂Se/Bi₂SeO₅ system and thus urgently need industry attention to assess their future potential. Reproduced with permissions from [\[6](#page-6-5)[–12,](#page-6-11)[17](#page-6-16)[,25–](#page-7-7)[27\]](#page-7-8).

Despite the enormous progress in TMD/3D FETs, already at the very beginning it was known that 2D insulators may be more suitable than widely available 3D oxides as they form van der Waals (vdW) interfaces with TMD channels [\[18,](#page-7-0)[28\]](#page-7-9). This has shaped the second TMD/vdW path for 2D FET technologies. Here, major attention has been paid to hBN, which has finally appeared as not suitable for scaling due to mediocre dielectric properties [\[29\]](#page-7-10) even though considerable progress in CVD growth of hBN [\[30,](#page-7-11)[31\]](#page-7-12) has been achieved as compared to the initially used hBN/TMD/hBN flakes [\[25\]](#page-7-7). Although the community has started to look into beyond-hBN 2D insulators, the first device demonstrations with mica $[26]$ and $MnAl₂S₄ [32]$ $MnAl₂S₄ [32]$ were still limited to exfoliated flakes. Thus, this path has

reached the scalable production of $MoS₂ FETs$ with ionic $CaF₂$ crystals which form quasi vdW interfaces with 2D channels [\[9,](#page-6-8)[33](#page-7-15)[,34\]](#page-7-16). While FETs with just 2 nm thick CaF₂ films have demonstrated promising performance, these were only back-gated devices with a channel length down to 50 nm [\[34\]](#page-7-16). The same problem also applies to FETs with ultra-high-k (permittivity around 300) $SrTiO₃$ (STO) insulators, even though, in that case, local back gates are created, and the developed transfer method for STO may hypothetically allow top gate integration [\[10\]](#page-6-9). As a result, more research on the scalable growth of beyond-hBN vdW insulators or deposition of fluorides on top of TMDs is still required to continue the TMD/vdW path and make a clear conclusion about its future potential.

Given the obvious problems of the TMD/3D and TMD/vdW paths, most recently, the research community has started to look back into the native oxide approach, which is the key foundation of Si technologies owing to its perfect Si/SiO₂ interface. However, initially obtained native oxides of TMDs such as $MoO₃$ [\[35\]](#page-7-17) and WO₃ [\[36\]](#page-7-18) suffered from poor dielectric stability owing to their non-stoichiometric structure; thus, they were not suitable for device applications despite a number of available oxidation strategies for TMDs [\[37\]](#page-7-19). Luckily, a much better result was obtained using a more exotic 2D semiconductor, $Bi₂O₂Se$, which can be controllably oxidized into its native oxide Bi_2SeO_5 while keeping an atomically flat vdW interface and high crystallinity [\[11\]](#page-6-10). This approach has resulted in excellent topgated FETs with low gate leakage currents even for sub-0.5 nm equivalent oxide thickness (EOT) [\[27\]](#page-7-8). Furthermore, most recently, even the first 2D FinFETs assembled into arrays [\[12\]](#page-6-11) have been fabricated using the $Bi₂O₂Se/Bi₂SeO₅$ system obtained by oxidizing wafer-scale arrays of epitaxially grown vertical Bi_2O_2Se fins. This makes the native oxide path of 2D FETs very attractive for the industry.

Appreciating the above advances made by our research society, the industry started to look into the FAB integration of 2D FETs back in 2017, when imec reported the first WS_2 films grown by CVD and ALD on 300 mm wafers [\[38\]](#page-7-20). Up to now, imec, Intel and TSMC have shaped their own paths for 2D FETs, as shown in Figure [2.](#page-3-0) Remarkably, they all rely solely on the TMD/3D strategy since the widely available high-k oxides are more suitable for the process lines developed for Si technologies. These leading companies have already addressed the most obvious initial issues of LAB-to-FAB transition, which are the controllable growth of large-area 2D films and the need to match the CMOS thermal budget of 450 °C [\[39\]](#page-7-21). For instance, imec uses their mature dry transfer method for large TMD films grown by metal-organic CVD (MOCVD) on sacrificial substrates at up to 1000 °C [\[40,](#page-7-22)[41\]](#page-7-23); Intel employs MOCVD on target substrates, with high quality of at least four TMDs achieved by proper selection of metal-organic precursors even at 300–400 °C [\[42\]](#page-8-0); and TSMC has several options including metal-assisted CVD [\[43\]](#page-8-1) and transfer methods [\[44\]](#page-8-2). Also, the three leaders have demonstrated scalable fabrication of top-gated TMD/3D FETs down to nanoscale dimensions via ALD growth of high-k oxides on TMD channels [\[41](#page-7-23)[,43](#page-8-1)[,45\]](#page-8-3), and TSMC has recently made a breakthrough towards a gate all around (GAA) MoS₂ FETs for multi-channel stacking $[44]$. In recent studies by Intel [\[42\]](#page-8-0) and TSMC [\[46\]](#page-8-4), the contact resistance was reduced below 1 kΩ by using Sb, Ru or composite Sb/Pt contacts. However, a more extensive look into the techniques for making clean contacts known from LAB research [\[47\]](#page-8-5) may be still required. While contact metals and seed layers used for ALD growth of high-k oxides offer excellent opportunities for obtaining n- and p-FETs using the same TMD channel [\[46,](#page-8-4)[48\]](#page-8-6), Intel and TSMC have approached trial complementary integration of their devices. Furthermore, imec, which has not yet reported top-gated p-FETs, still demonstrated ring oscillators made of WS_2 n-FETs [\[49\]](#page-8-7), which may open a way to pseudo CMOS integration of 2D FETs in future. It is also important that all the manufacturers have demonstrated FETs with channel lengths scaled down to tens of nanometers, and TSMC has invested specific efforts into the scaling of the top gate insulator down to an EOT of about 1 nm [\[50\]](#page-8-8). However, it is still important to reproduce excellent performance parameters such as the subthreshold swing (SS) and mobility achieved in LAB devices (summarized in [\[29,](#page-7-10)[51\]](#page-8-9)) when moving to FAB devices, including new designs like GAA FETs. While this is expected to be possible via further

optimization of FAB processes, the major fundamental issue which is still not addressed by the industry is the reliability of TMD/3D FETs. For instance, the first imec devices are far below Si standards [\[52\]](#page-8-10), Intel has provided only fragmentary data [\[45\]](#page-8-3) and no studies are available for TSMC devices.

Figure 2. Key milestones of the recent efforts at integrating TMD/3D FETs achieved by imec, Intel and TSMC in the last few years. The table in the bottom shows that all three companies have addressed the initial issues and approached the stage of trial circuit integration, even though imec has not demonstrated mature p-FETs so far. However, reliability of available prototypes of FAB TMD/3D FETs is either far below Si standards or not well understood. Reproduced with permissions from [\[38,](#page-7-20)[41](#page-7-23)[–44](#page-8-2)[,46,](#page-8-4)[48](#page-8-6)[–50\]](#page-8-8).

Based on the present stage of research on 2D FETs and already achieved progress in their LAB-to-FAB transition, in Figure [3,](#page-5-0) we schematically illustrate possible future trends in the development of these new technologies. Considering the fast initial success of the TMD/3D strategy was based on decades-long experience with Si technologies, we are confident that this path selected by the industry will continue playing the key role in the foreseeable future. Thus, in the coming years, the semiconductor industry will continue using a top-gated TMD/3D FET as the core element in their studies. They will further extend the range of TMD channels suitable for large-area growth at reasonable temperatures and develop their custom high-k oxides and seed layers for ALD growth while keeping their composition a secret, e.g., TSMC's ILX [\[50\]](#page-8-8). At the same time, apart from achieving high quality for the dielectric stacks, the goal will consist of scaling its EOT below 1 nm. Also, more options to vary the channel conductivity type by changing the chemical content of contacts and seed layers will be suggested by extending the range of available materials. This will pave the way towards more attempts at circuit integration of FAB 2D FETs, possibly including those made using vertical stacking and GAA device layouts [\[44\]](#page-8-2).

However, with all the obvious advantages of the TMD/3D strategy selected by the industry, high-k oxides, known from Si technologies, are not naturally made for 2D materials. Although the industry has already mastered their ALD growth on top of various TMD channels with a quality good enough to separate the top gate from the channel, these oxides are still amorphous when grown in thin layers. As a result, both the high-k oxides and nm thick oxidized seed layers used for their nucleation on inert 2D surfaces should contain a sizable number of border traps [\[53\]](#page-8-11). By exchanging charges with the channel, these defects can cause hysteresis and bias temperature instabilities (BTI) of the gate transfer characteristics, thereby severely degrading the device reliability [\[51](#page-8-9)[,54\]](#page-8-12). Thus, given our extensive experience with various LAB 2D FETs [\[9](#page-6-8)[,24](#page-7-6)[,54\]](#page-8-12) and the first imec FAB prototypes of $MOS₂$ FETs [\[52\]](#page-8-10), we are confident that the progress of TMD/3D devices to mass production will include comprehensive reliability analysis. Considering that charge trapping is thermally activated [\[54\]](#page-8-12), which results in a dramatic increase in BTI drifts at high temperatures, reliability tests will have to be performed at different temperatures in order to determine the safe operation conditions of 2D FETs. As schematically shown in Figure [3,](#page-5-0) the most feasible way to enhance the reliability of TMD/3D FETs should be based on band diagram engineering [\[51](#page-8-9)[,55\]](#page-8-13). Therefore, we expect that the industry will finally use only those TMD/3D oxide combinations in which fundamental oxide defect bands [\[56\]](#page-8-14) are energetically far from the conduction and valence bands of the channels, thereby increasing the energy barriers for charge trapping in both n- and p-FETs. Interestingly, long ago, a similar approach was tested by imec when using SiGe to suppress charge trapping in Si FETs [\[57\]](#page-8-15). Considering our recent results on the nanoscale imec MoS₂ FETs showing counterclockwise hysteresis and abnormal BTI dynamics due to process-induced defects in scaled top gate stacks [\[52\]](#page-8-10), we expect that, at the next stage, considerable attention will be paid to the further improvement of the processing techniques.

Still, despite our moderately optimistic view on the future of TMD/3D FETs, we expect that the most recent breakthrough towards Bi_2O_2Se/Bi_2SeO_5 FinFETs [\[12\]](#page-6-11) will encourage the industry to make considerable investments in the native oxide strategy, including oxidation of TMDs [\[35,](#page-7-17)[36\]](#page-7-18). This is not to exclude the possibility that, given the relative simplicity of the oxidation process and some similarity to the $Si/SiO₂$ technology, in the coming years, this approach will be reproduced using FAB process lines. As for the TMD/vdW path, from today's point of view, it should be highly demanded for More than Moore applications such as sensors [\[58\]](#page-8-16) or photodetectors [\[59\]](#page-8-17), which do not necessarily require top gates. However, given the recent progress in the epitaxial growth of crystalline $CaF₂$ on silicene [\[60\]](#page-8-18), we would not exclude the possibility that, sooner or later, competitive top-gated FETs will be also created using TMDs or even other 2D channels. It is also worth noting that the extensive findings on low-resistance contacts and vertical stacking gained for the TMD/3D FETs could be transferred to the two alternative paths if, in future, they reach the FAB integration stage. As for the reliability issues, owing to the crystalline nature of insulators, this problem is expected to be less sound for future TMD/vdW and native oxide FETs.

Figure 3. Schematic representation of possible future development of 2D FET technologies. TMD/3D path has already entered FAB lines and gained an extensive choice of materials for channels, insulators and contacts. However, comprehensive reliability analysis is still required, which should include analysis of the optimum choice of channel/oxide combinations to suppress the impact of oxide defect bands and also address the issues related to process-induced defects in FETs with nanoscale top gates. At the same time, native oxide and TMD/vdW FETs still require more research attention and a long LAB-to-FAB transition even though they may have some advantage over the TMD/3D devices in terms of their reliability.

We also note that most of the challenges with the FAB integration of TMD FETs discussed above are also relevant to graphene devices. Although graphene cannot be used for logic FETs due to its zero bandgap, this material is attractive for optoelectronics, sensors and radio-frequency applications, which can be integrated in the same circuits and thus should be technologically compatible with FETs. Furthermore, graphene devices also contain channel/insulator interfaces and thus suffer from the same reliability issues which can be hopefully addressed by using crystalline insulators like $CaF₂$ [\[61\]](#page-8-19), or band diagram engineering if conventional 3D oxides are used [\[55\]](#page-8-13). Thus, graphene/3D and graphene/vdW paths could be developed similarly to TMD/3D and TMD/vdW paths, considering specific features of the large-area growth of graphene and relaxed requirements for insulator scaling for non-logic devices. Furthermore, the use of MXenes [\[16\]](#page-6-15) in electronic

devices would also require addressing most of the challenges discussed above if these materials approach FAB integration at a certain point.

In summary, we suppose that, sooner or later, the industry will find a way to address the existing reliability challenges of TMD/3D FETs and select suitable material combinations for mass production. This, however, does not exclude the possible parallel development of the two other strategies employing the native oxides of 2D channels and vdW insulators, which could benefit from the recent achievements made for TMD/3D devices. Furthermore, an avalanche breakthrough in the LAB-to-FAB integration of these alternative 2D FET technologies may be possible if leading semiconductor companies start investing in them as much as they have been doing for devices with conventional 3D oxides in the last few years.

Funding: The authors acknowledge the financial support given through the start-up fund of the Southern University of Science and Technology (SUSTech) and also Shenzhen Science and Technology Program (20231115150611001) and Guangdong Basic and Applied Basic Research Foundation 2024A1515010179.

Data Availability Statement: Data are contained within the article.

Conflicts of Interest: The authors declare no conflicts of interest.

References

- 1. Theis, T.; Wong, H.S. The End of Moore's Law: A New Beginning for Information Technology. *Comput. Sci. Eng.* **2017**, *19*, 41–50. [\[CrossRef\]](http://doi.org/10.1109/MCSE.2017.29)
- 2. IEEE. *IRDS More Moore*; IEEE: Piscataway, NJ, USA, 2021.
- 3. Uchida, K.; Watanabe, H.; Kinoshita, A.; Koga, J.; Numata, T.; Takagi, S. Experimental Study on Carrier Transport Mechanism in Ultrathin-Body SOI n- and p-MOSFETs with SOI Thickness Less than 5 nm. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 8–11 December 2002; pp. 47–50.
- 4. Schwierz, F.; Pezoldt, J.; Granzner, R. Two-Dimensional Materials and Their Prospects in Transistor Electronics. *Nanoscale* **2015**, *7*, 8261–8283. [\[CrossRef\]](http://dx.doi.org/10.1039/C5NR01052G) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/25898786)
- 5. Das, S.; Sebastian, A.; Pop, E.; McClellan, C.; Franklin, A.; Grasser, T.; Knobloch, T.; Illarionov, Y.; Penumatcha, A.; Appenzeller, J.; et al. Transistors Based on Two-Dimensional Materials for Future Integrated Circuits. *Nat. Electron.* **2021**, *4*, 786–799. [\[CrossRef\]](http://dx.doi.org/10.1038/s41928-021-00670-1)
- 6. Smithe, K.; Suryavanshi, S.; Munoz-Rojo, M.; Tedjarati, A.; Pop, E. Low Variability in Synthetic Monolayer MoS₂ Devices. *ACS Nano* **2017**, *11*, 8456–8463. [\[CrossRef\]](http://dx.doi.org/10.1021/acsnano.7b04100) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/28697304)
- 7. Xu, H.; Zhang, H.; Guo, Z.; Shan, Y.; Wu, S.; Wang, J.; Hu, W.; Liu, H.; Sun, Z.; Luo, C.; et al. High-Performance Wafer-Scale MoS₂ Transistors Toward Practical Application. *Small* **2018**, *14*, 1803465. [\[CrossRef\]](http://dx.doi.org/10.1002/smll.201803465) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/30328296)
- 8. Wachter, S.; Polyushkin, D.K.; Bethge, O.; Mueller, T. A Microprocessor Based on a Two-Dimensional Semiconductor. *Nat. Commun.* **2017**, *8*, 14948. [\[CrossRef\]](http://dx.doi.org/10.1038/ncomms14948) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/28398336)
- 9. Illarionov, Y.; Banshchikov, A.; Polyushkin, D.; Wachter, S.; Knobloch, T.; Thesberg, M.; Waltl, M.; Stoeger-Pollach, M.; Steiger-Thirsfeld, A.; Vexler, M.; et al. Ultrathin Calcium Fluoride Insulators for Two-Dimensional Field-Effect Transistors. *Nat. Electron.* **2019**, *2*, 230–235. [\[CrossRef\]](http://dx.doi.org/10.1038/s41928-019-0256-8)
- 10. Huang, J.K.; Wan, Y.; Shi, J.; Zhang, J.; Wang, Z.; Wang, W.; Yang, N.; Liu, Y.; Lin, C.H.; Guan, X.; et al. High-*κ* Perovskite Membranes as Insulators for Two-Dimensional Transistors. *Nature* **2022**, *605*, 262–267. [\[CrossRef\]](http://dx.doi.org/10.1038/s41586-022-04588-2) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/35546188)
- 11. Li, T.; Tu, T.; Sun, Y.; Fu, H.; Yu, J.; Xing, L.; Wang, Z.; Wang, H.; Jia, R.; Wu, J.; et al. A Native Oxide High-*κ* Gate Dielectric for Two-Dimensional Electronics. *Nat. Electron.* **2020**, *3*, 473–478. [\[CrossRef\]](http://dx.doi.org/10.1038/s41928-020-0444-6)
- 12. Tan, C.; Yu, M.; Tang, J.; Gao, X.; Yin, Y.; Zhang, Y.; Wang, J.; Gao, X.; Zhang, C.; Zhou, X.; et al. 2D Fin Field-Effect Transistors Integrated with Epitaxial High-k Gate Oxide. *Nature* **2023**, *616*, 66–72. [\[CrossRef\]](http://dx.doi.org/10.1038/s41586-023-05797-z)
- 13. Novoselov, K.; Geim, A.; Morozov, S.; Jiang, D.; Zhang, Y.; Dubonos, S.; Grigorieva, I.; Firsov, A. Electric Field Effect in Atomically Thin Carbon Films. *Science* **2004**, *306*, 666–669. [\[CrossRef\]](http://dx.doi.org/10.1126/science.1102896)
- 14. Rasmussen, F.; Thygesen, K. Computational 2D Materials Database: Electronic Structure of Transition-Metal Dichalcogenides and Oxides. *J. Phys. Chem. C* **2015**, *119*, 13169–13183. [\[CrossRef\]](http://dx.doi.org/10.1021/acs.jpcc.5b02950)
- 15. Kang, T.; Tang, T.W.; Pan, B.; Liu, H.; Zhang, K.; Luo, Z. Strategies for controlled growth of transition metal dichalcogenides by chemical vapor deposition for integrated electronics. *ACS Mater. Au* **2022**, *2*, 665–685. [\[CrossRef\]](http://dx.doi.org/10.1021/acsmaterialsau.2c00029)
- 16. Rahman, M.; Al Mamun, M.S. Future prospects of MXenes: Synthesis, functionalization, properties, and application in field effect transistors. *Nanoscale Adv.* **2024**, *6*, 367–385. [\[CrossRef\]](http://dx.doi.org/10.1039/D3NA00874F)
- 17. Radisavljevic, B.; Radenovic, A.; Berivio, J.; Giacometti, V.; Kis, A. Single-Layer MoS₂ Transistors. *Nat. Nanotechnol.* 2011, *6*, 147–150. [\[CrossRef\]](http://dx.doi.org/10.1038/nnano.2010.279)
- 18. Lee, G.H.; Yu, Y.J.; Cui, X.; Petrone, N.; Lee, C.H.; Choi, M.; Lee, D.Y.; Lee, C.; Yoo, W.; Watanabe, K.; et al. Flexible and Transparent MoS² Field-Effect Transistors on Hexagonal Boron Nitride-Graphene Heterostructures. *ACS Nano* **2013**, *7*, 7931–7936. [\[CrossRef\]](http://dx.doi.org/10.1021/nn402954e) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/23924287)
- 19. Bolshakov, P.; Zhao, P.; Azcatl, A.; Hurley, P.; Wallace, R.; Young, C. Improvement in Top-Gate MoS₂ Transistor Performance due to High Quality Backside Al2O³ Layer. *Appl. Phys. Lett.* **2017**, *111*, 032110. [\[CrossRef\]](http://dx.doi.org/10.1063/1.4995242)
- 20. Kumar, J.; Kuroda, M.A.; Bellus, M.Z.; Han, S.J.; Chiu, H.Y. Full-Range Electrical Characteristics of WS₂ Transistors. *Appl. Phys. Lett.* **2015**, *106*, 123508. [\[CrossRef\]](http://dx.doi.org/10.1063/1.4916403)
- 21. Chang, Y.M.; Yang, S.H.; Lin, C.Y.; Chen, C.H.; Lien, C.H.; Jian, W.B.; Ueno, K.; Suen, Y.W.; Tsukagoshi, K.; Lin, Y.F. Reversible and Precisely Controllable p/n-Type Doping of MoTe² Transistors through Electrothermal Doping. *Adv. Mater.* **2018**, *30*, 1706995. [\[CrossRef\]](http://dx.doi.org/10.1002/adma.201706995)
- 22. Guo, Y.; Wei, X.; Shu, J.; Liu, B.; Yin, J.; Guan, C.; Han, Y.; Gao, S.; Chen, Q. Charge Trapping at the MoS₂-SiO₂ Interface and its Effects on the Characteristics of MoS² Metal-Oxide-Semiconductor Field Effect Transistors. *Appl. Phys. Lett.* **2015**, *106*, 103109. [\[CrossRef\]](http://dx.doi.org/10.1063/1.4914968)
- 23. Pan, Y.; Jia, K.; Huang, K.; Wu, Z.; Bai, G.; Yu, J.; Zhang, Z.; Zhang, Q.; Yin, H. Near-Ideal Subthreshold Swing MoS₂ Back-Gate Transistors with an Optimized Ultrathin HfO² Dielectric Layer. *Nanotechnology* **2019**, *30*, 095202. [\[CrossRef\]](http://dx.doi.org/10.1088/1361-6528/aaf956)
- 24. Illarionov, Y.; Smithe, K.; Waltl, M.; Grady, R.; Deshmukh, S.; Pop, E.; Grasser, T. Annealing and Encapsulation of CVD-MoS₂ FETs with 10¹⁰ On/Off Current Ratio. In Proceedings of the 76th Device Research Conference (DRC), Santa Barbara, CA, USA, 24–27 June 2018; pp. 1–2.
- 25. Lee, G.H.; Cui, X.; Kim, Y.D.; Arefe, G.; Zhang, X.; Lee, C.H.; Ye, F.; Watanabe, K.; Taniguchi, T.; Kim, P.; et al. Highly Stable, Dual-Gated MoS² Transistors Encapsulated by Hexagonal Boron Nitride with Gate-Controllable Contact, Resistance, and Threshold Voltage. *ACS Nano* **2015**, *9*, 7019–7026. [\[CrossRef\]](http://dx.doi.org/10.1021/acsnano.5b01341) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/26083310)
- 26. Zou, X.; Xu, J.; Liu, L.; Wang, H.; Lai, P.; Tang, W.-M. Damage-Free Mica/MoS₂ Interface for High-Performance Multilayer MoS₂ Field-Effect Transistors. *Nanotechnology* **2019**, *30*, 345204. [\[CrossRef\]](http://dx.doi.org/10.1088/1361-6528/ab1ff3)
- 27. Zhang, Y.; Yu, J.; Zhu, R.; Wang, M.; Tan, C.; Tu, T.; Zhou, X.; Zhang, C.; Yu, M.; Gao, X.; et al. A Single-Crystalline Native Dielectric for Two-Dimensional Semiconductors with an Equivalent Oxide Thickness below 0.5 nm. *Nat. Electron.* **2022**, *5*, 643–649. [\[CrossRef\]](http://dx.doi.org/10.1038/s41928-022-00824-9)
- 28. Geim, A.; Grigorieva, I. Van der Waals Heterostructures. *Nature* **2013**, *499*, 419–425. [\[CrossRef\]](http://dx.doi.org/10.1038/nature12385)
- 29. Knobloch, T.; Illarionov, Y.Y.; Ducry, F.; Schleich, C.; Wachter, S.; Watanabe, K.; Taniguchi, T.; Mueller, T.; Waltl, M.; Lanza, M.; et al. The Performance Limits of Hexagonal Boron Nitride as an Insulator for Scaled CMOS Devices Based on Two-Dimensional Materials. *Nat. Electron.* **2021**, *4*, 98–108. [\[CrossRef\]](http://dx.doi.org/10.1038/s41928-020-00529-x)
- 30. Jang, S.; Youn, J.; Song, Y.; Lee, S. Synthesis and Characterization of Hexagonal Boron Nitride as a Gate Dielectric. *Sci. Rep.* **2016**, *6*, 30449. [\[CrossRef\]](http://dx.doi.org/10.1038/srep30449) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/27458024)
- 31. Bansal, A.; Hilse, M.; Huet, B.; Wang, K.; Kozhakhmetov, A.; Kim, J.H.; Bachu, S.; Alem, N.; Collazo, R.; Robinson, J.A.; et al. Substrate Modification during Chemical Vapor Deposition of hBN on Sapphire. *ACS Appl. Mater. Interfaces* **2021**, *13*, 54516–54526. [\[CrossRef\]](http://dx.doi.org/10.1021/acsami.1c14591)
- 32. Xu, F.; Wu, Z.; Liu, G.; Chen, F.; Guo, J.; Zhou, H.; Huang, J.; Zhang, Z.; Fei, L.; Liao, X.; et al. Few-Layered MnAl2S⁴ Dielectrics for High-Performance van der Waals Stacked Transistors. *ACS Appl. Mater. Interfaces* **2022**, *14*, 25920–25927. [\[CrossRef\]](http://dx.doi.org/10.1021/acsami.2c04477)
- 33. Koma, A.; Saiki, K.; Sato, Y. Heteroepitaxy of a Two-Dimensional Material on a Three-Dimensional Material. *Appl. Surf. Sci.* **1990**, *41*, 451–456. [\[CrossRef\]](http://dx.doi.org/10.1016/0169-4332(89)90102-5)
- 34. Illarionov, Y.; Banshchikov, A.; Knobloch, T.; Polyushkin, D.; Wachter, S.; Fedorov, V.; Suturin, S.; Stöger-Pollach, M.; Mueller, T.; Vexler, M.; et al. Crystalline Calcium Fluoride: A Record-Thin Insulator for Nanoscale 2D Electronics. In Proceedings of the Device Research Conference (DRC), Columbus, OH, USA, 21–24 June 2020; pp. 1–2.
- 35. Zhu, H.; Qin, X.; Cheng, L.; Azcatl, A.; Kim, J.; Wallace, R.M. Remote Plasma Oxidation and Atomic Layer Etching of MoS2. *ACS Appl. Mater. Interfaces* **2016**, *8*, 19119–19126. [\[CrossRef\]](http://dx.doi.org/10.1021/acsami.6b04719)
- 36. Yamamoto, M.; Dutta, S.; Aikawa, S.; Nakaharai, S.; Wakabayashi, K.; Fuhrer, M.S.; Ueno, K.; Tsukagoshi, K. Self-Limiting Layer-by-Layer Oxidation of Atomically Thin WSe₂. *Nano Lett.* 2015, 15, 2067–2073. [\[CrossRef\]](http://dx.doi.org/10.1021/nl5049753)
- 37. Gong, G.; Li, M.; Sun, N.; Zhi, T.; He, Y.; Pan, J.; Cai, Y.; Wang, L. Versatile oxidized variants derived from TMDs by various oxidation strategies and their applications. *Chin. Chem. Lett.* **2023**, *35*, 108705. [\[CrossRef\]](http://dx.doi.org/10.1016/j.cclet.2023.108705)
- 38. Schram, T.; Smets, Q.; Groven, B.; Heyne, M.; Kunnen, E.; Thiam, A.; Devriendt, K.; Delabie, A.; Lin, D.; Lux, M.; et al. WS2 Transistors on 300 mm Wafers with BEOL Compatibility. In Proceedings of the 47th European Solid-State Device Research Conference (ESSDERC), Leuven, Belgium, 11–14 September 2017; pp. 212–215.
- 39. Dragoi, V.; Pabo, E.; Burggraf, J.; Mittendorfer, G. CMOS: Compatible Wafer Bonding for MEMS and Wafer-Level 3D Integration. *Microsyst. Technol.* **2012**, *18*, 1065–1075. [\[CrossRef\]](http://dx.doi.org/10.1007/s00542-012-1439-7)
- 40. Caymax, M.; El Kazzi, S.; Huyghebaert, C. MOCVD Growth of 2D WS₂ on SiO₂: Nucleation Mechanism and Kinetics. In Proceedings of the International Conference on Solid State Devices and Materials, Aichi, Japan, 2–5 September 2019; pp. 159–160.
- 41. Asselberghs, I.; Smets, Q.; Schram, T.; Groven, B.; Verreck, D.; Afzalian, A.; Arutchelvan, G.; Gaur, A.; Cott, D.; Maurice, T.; et al. Wafer-Scale Integration of Double Gated WS₂ Transistors in 300mm Si CMOS Fab. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 12–18 December 2020; pp. 40–42.
- 42. O'Brien, K.P.; Dorow, C.; Penumatcha, A.; Maxey, K.; Lee, S.; Naylor, C.; Hsiao, A.; Holybee, B.; Rogan, C.; Adams, D.; et al. Advancing 2D Monolayer CMOS through Contact, Channel and Interface Engineering. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 11–16 December 2021; pp. 7.1.1–7.1.4.
- 43. Cheng, C.C.; Chung, Y.Y.; Li, U.Y.; Lin, C.T.; Li, C.F.; Chen, J.H.; Lai, T.Y.; Li, K.S.; Shieh, J.M.; Su, S.K.; et al. First Demonstration of 40-nm Channel Length Top-Gate WS₂ pFET Using Channel Area-Selective CVD Growth Directly on SiOx/Si Substrate. In Proceedings of the 2019 Symposium on VLSI Technology, Kyoto, Japan, 9–14 June 2019; pp. T244–T245.
- 44. Chung, Y.Y.; Chou, B.J.; Hsu, C.F.; Yun, W.S.; Li, M.Y.; Su, S.K.; Liao, Y.T.; Lee, M.C.; Huang, G.W.; Liew, S.L.; et al. First Demonstration of GAA Monolayer-MoS₂ Nanosheet nFET with 410 μ A/ μ m *I*_D at 1V *V*_D at 40 nm Gate Length. In Proceedings of the International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 3–7 December 2022; pp. 34–35.
- 45. Dorow, C.; Penumatcha, A.; Kitamura, A.; Rogan, C.; O'Brien, K.; Lee, S.; Ramamurthy, R.; Cheng, C.Y.; Maxey, K.; Zhong, T.; et al. Gate Length Scaling beyond Si: Mono-Layer 2D Channel FETs Robust to Short Channel Effects. In Proceedings of the International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 3–7 December 2022; pp. 7.5.1–7.5.4.
- 46. Chou, A.S.; Lin, Y.T.; Lin, Y.C.; Hsu, C.H.; Li, M.Y.; Liew, S.L.; Chou, S.A.; Chen, H.Y.; Chiu, H.Y.; Ho, P.H.; et al. High-Performance Monolayer WSe₂ p/n FETs via Antimony-Platinum Modulated Contact Technology Towards 2D CMOS Electronics. In Proceedings of the International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 3–7 December 2022; pp. 7.2.1–7.2.4.
- 47. Wang, Y.; Chhowalla, M. Making clean electrical contacts on 2D transition metal dichalcogenides. *Nat. Rev. Phys.* **2022**, *4*, 101–112. [\[CrossRef\]](http://dx.doi.org/10.1038/s42254-021-00389-0)
- 48. Dorow, C.; O'Brien, K.; Naylor, C.; Lee, S.; Penumatcha, A.; Hsiao, A.; Tronic, T.; Christenson, M.; Maxey, K.; Zhu, H.; et al. Advancing Monolayer 2-D nMOS and pMOS transistor integration from growth to van der Waals interface engineering for ultimate CMOS scaling. *IEEE Trans. Electron Devices* **2021**, *68*, 6592–6598. [\[CrossRef\]](http://dx.doi.org/10.1109/TED.2021.3118659)
- 49. Schram, T.; Celiker, H.; Smets, Q.; Asselbergs, I.; Kar, G.; Myny, K. Wafer Scale Integration of MX₂ Based NMOS Only Ring Oscillators on 300 mm Wafers. In Proceedings of the IEEE Silicon Nanoelectronics Workshop (SNW), Honolulu, HI, USA, 11–12 June 2022; pp. 1–2.
- 50. Lee, T.E.; Su, Y.C.; Lin, B.J.; Chen, Y.X.; Yun, W.S.; Ho, P.H.; Wang, J.F.; Su, S.K.; Hsu, C.F.; Mao, P.S.; et al. Nearly Ideal Subthreshold Swing in Monolayer MoS₂ Top-Gate nFETs with Scaled EOT of 1 nm. In Proceedings of the International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 3–7 December 2022; pp. 7–4.
- 51. Illarionov, Y.; Knobloch, T.; Jech, M.; Lanza, M.; Akinwande, D.; Vexler, M.; Mueller, T.; Lemme, M.; Fiori, G.; Schwierz, F.; et al. Insulators for 2D nanoelectronics: The gap to bridge. *Nat. Commun.* **2020**, *11*, 3385. [\[CrossRef\]](http://dx.doi.org/10.1038/s41467-020-16640-8)
- 52. Illarionov, Y.; Karl, A.; Smets, Q.; Kaczer, B.; Knobloch, T.; Panarella, L.; Schram, T.; Brems, S.; Cott, D.; Asselberghs, I.; et al. Process implications on the stability and reliability of 300mm FAB MoS₂ field-effect transistors. *Npj 2D Mater. Appl.* **2024**, *8*, 8. [\[CrossRef\]](http://dx.doi.org/10.1038/s41699-024-00445-0)
- 53. Fleetwood, D. "Border Traps" in MOS Devices. *IEEE Trans. Nucl. Sci.* **1992**, *39*, 269–271. [\[CrossRef\]](http://dx.doi.org/10.1109/23.277495)
- 54. Illarionov, Y.; Rzepa, G.; Waltl, M.; Knobloch, T.; Grill, A.; Furchi, M.; Mueller, T.; Grasser, T. The Role of Charge Trapping in MoS2/SiO² and MoS2/hBN Field-Effect Transistors. *2D Mater.* **2016**, *3*, 035004. [\[CrossRef\]](http://dx.doi.org/10.1088/2053-1583/3/3/035004)
- 55. Knobloch, T.; Uzlu, B.; Illarionov, Y.; Wang, Z.; Otto, M.; Filipovic, L.; Waltl, M.; Neumaier, D.; Lemme, M.; Grasser, T. Improving Stability in Two-Dimensional Transistors with Amorphous Gate Oxides by Fermi-Level Tuning. *Nat. Electron.* **2022**, *4*, 98–108. [\[CrossRef\]](http://dx.doi.org/10.1038/s41928-020-00529-x)
- 56. Rzepa, G.; Waltl, M.; Goes, W.; Kaczer, B.; Franco, J.; Chiarella, T.; Horiguchi, N.; Grasser, T. Complete Extraction of Defect Bands Responsible for Instabilities in n and pFinFETs. In Proceedings of the IEEE Symposium on VLSI Technologies, Honolulu, HI, USA, 14–16 June 2016; pp. 208–209.
- 57. Franco, J.; Kaczer, B.; Eneman, G.; Roussel, P.; Grasser, T.; Mitard, J.; Ragnarsson, L.; Cho, M.; Witters, L.; Chiarella, T.; et al. Superior NBTI Reliability of SiGe Channel pMOSFETs: Replacement Gate, FinFETs, and Impact of Body Bias. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), Washington, DC, USA, 5–7 December 2011; pp. 18.5.1–18.5.4.
- 58. Zhang, Y.; Feng, D.; Xu, Y.; Yin, Z.; Dou, W.; Habiba, U.E.; Pan, C.; Zhang, Z.; Mou, H.; Deng, H.; et al. DNA-Based Functionalization of Two-Dimensional MoS² FET Biosensor for Ultrasensitive Detection of PSA. *Appl. Surf. Sci.* **2021**, *548*, 149169. [\[CrossRef\]](http://dx.doi.org/10.1016/j.apsusc.2021.149169)
- 59. Li, Y.; Li, L.; Li, S.; Sun, J.; Fang, Y.; Deng, T. Highly Sensitive Photodetectors Based on Monolayer MoS₂ Field-Effect Transistors. *ACS Omega* **2022**, *7*, 13615–13621. [\[CrossRef\]](http://dx.doi.org/10.1021/acsomega.1c07117)
- 60. Nazzari, D.; Genser, J.; Ritter, V.; Bethge, O.; Bertagnolli, E.; Grasser, T.; Weber, W.M.; Lugstein, A. Epitaxial Growth of Crystalline CaF² on Silicene. *ACS Appl. Mater. Interfaces* **2022**, *14*, 32675–32682. [\[CrossRef\]](http://dx.doi.org/10.1021/acsami.2c06293)
- 61. Illarionov, Y.; Knobloch, T.; Uzlu, B.; Banshchikov, A.; Ivanov, I.; Sverdlov, V.; Otto, M.; Stoll, S.; Vexler, M.; Waltl, M.; et al. Variability and high temperature reliability of graphene field-effect transistors with thin epitaxial CaF₂ insulators. *Npj 2D Mater. Appl.* **2024**, *8*, 23. [\[CrossRef\]](http://dx.doi.org/10.1038/s41699-024-00461-0)

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.