



Article Improvement of DC Performance and RF Characteristics in GaN-Based HEMTs Using SiN_x Stress-Engineering Technique

Chenkai Deng ^{1,2}, Peiran Wang ², Chuying Tang ^{1,2}, Qiaoyu Hu ², Fangzhou Du ², Yang Jiang ³, Yi Zhang ³, Mujun Li ², Zilong Xiong ², Xiaohui Wang ², Kangyao Wen ⁴, Wenmao Li ^{1,2}, Nick Tao ⁵, Qing Wang ^{2,6,*} and Hongyu Yu ^{2,6,*}

- ¹ School of Energy Science and Engineering, Harbin Institute of Technology, Harbin 150001, China; 12149033@mail.sustech.edu.cn (C.D.); 12049024@mail.sustech.edu.cn (C.T.); liwm@mail.sustech.edu.cn (W.L.)
- ² School of Microelectronics, Southern University of Science and Technology, Shenzhen 518055, China;
 12333281@mail.sustech.edu.cn (P.W.); 12231180@mail.sustech.edu.cn (Q.H.);
 11811803@mail.sustech.edu.cn (F.D.); 12132453@mail.sustech.edu.cn (M.L.);
 12132480@mail.sustech.edu.cn (Z.X.); 12231174@mail.sustech.edu.cn (X.W.)
- ³ Faculty of Engineering, The University of Hong Kong, Hong Kong 999077, China; 11510044@mail.sustech.edu.cn (Y.J.); zhangyi97@connect.hku.hk (Y.Z.)
- ⁴ State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai 200433, China; 22112020122@m.fudan.edu.cn
- ⁵ Maxscend Microelectronics Company Ltd., Wuxi 214072, China; nick.tao@maxscend.com
- ⁶ Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen 518055, China
- Correspondence: wangq7@sustech.edu.cn (Q.W.); yuhy@sustech.edu.cn (H.Y.)

Abstract: In this work, the DC performance and RF characteristics of GaN-based high-electronmobility transistors (HEMTs) using the SiN_x stress-engineered technique were systematically investigated. It was observed that a significant reduction in the peak electric field and an increase in the effective barrier thickness in the devices with compressive SiN_x passivation contributed to the suppression of Fowler–Nordheim (FN) tunneling. As a result, the gate leakage decreased by more than an order of magnitude, and the breakdown voltage (BV) increased from 44 V to 84 V. Moreover, benefiting from enhanced gate control capability, the devices with compressive stress SiN_x passivation showed improved peak transconductance from 315 mS/mm to 366 mS/mm, along with a higher cutoff frequency (f_t) and maximum oscillation frequency (f_{max}) of 21.15 GHz and 35.66 GHz, respectively. Due to its enhanced frequency performance and improved pinch-off characteristics, the power performance of the devices with compressive stress SiN_x passivation was markedly superior to that of the devices with stress-free SiN_x passivation. These results confirm the substantial potential of the SiN_x stress-engineered technique for high-frequency and high-output power applications, which are crucial for future communication systems.

Keywords: GaN HEMTs; RF; gate leakage; SiNx stress-engineered

1. Introduction

GaN-based high-electron-mobility transistors (HEMTs) are considered promising for high-frequency and high-power applications due to the excellent properties of their widebandgap semiconductor materials, such as a wide bandgap, high critical breakdown electric field, and high electron saturation velocity [1–3]. Current collapse and gate leakage are key reliability challenges for GaN RF devices. A silicon nitride (SiN_x) film grown by plasmaenhanced chemical vapor deposition (PECVD) is the most commonly used passivation layer to mitigate current collapse [4,5]. However, this process is often accompanied by a detrimental rise in the gate leakage current [6,7], which leads to breakdown voltage, power-added efficiency (PAE), and output power degradation [8].



Citation: Deng, C.; Wang, P.; Tang, C.; Hu, Q.; Du, F.; Jiang, Y.; Zhang, Y.; Li, M.; Xiong, Z.; Wang, X.; et al. Improvement of DC Performance and RF Characteristics in GaN-Based HEMTs Using SiN_x Stress-Engineering Technique. *Nanomaterials* **2024**, *14*, 1471. https://doi.org/ 10.3390/nano14181471

Academic Editor: Albert Chin

Received: 26 July 2024 Revised: 9 September 2024 Accepted: 9 September 2024 Published: 10 September 2024



Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:// creativecommons.org/licenses/by/ 4.0/). Most researchers believe that the "virtual gate" effect caused by surface traps enhances the electric field on the drain side of the gate edge, resulting in increased gate leakage current in PECVD-SiN_x-passivated GaN HEMTs [9]. Additionally, some researchers believe that the active plasma source used in the PECVD process can damage the (Al)GaN surface and the deposited film itself, leading to surface traps, surface erosion, or dangling bond defects [10]. Consequently, this results in poor passivation protection and increased leakage current. Due to the inevitable plasma damage caused by traditional PECVD SiN_x passivation, the MOCVD [11], remote ICP-CVD [12], and LPCVD [13] techniques have been proposed for non-destructive passivation of GaN HEMTs to achieve lower gate leakage. Furthermore, the use of N₂O plasma remote treatment [14] or deposition of a thin layer of Al metal [15] before PECVD passivation can effectively mitigate plasma source bombardment on GaN HEMTs' surfaces, thereby enhancing pinch-off characteristics.

In this work, we propose the SiN_x stress-engineering technique as a novel and straightforward method to reduce gate leakage while enhancing breakdown voltage (BV), transconductance (g_m), saturation output current, cutoff frequency (f_t), maximum oscillation frequency (f_{max}), and power performance. These improvements are akin to the performance gains seen in early-strained silicon CMOS technologies, which demonstrated significant scaling and performance enhancements [16]. The reduction in gate leakage is primarily attributed to SiN_x stress passivation, which effectively lowers the peak electric field and increases the effective barrier thickness of AlGaN, thereby suppressing Fowler–Nordheim (FN) tunneling. Additionally, the device's BV characteristics have nearly doubled, saturation output current has increased by 10%, g_m has improved from 315 mS/mm to 366 mS/mm, and both f_t and f_{max} have shown significant enhancements. Due to enhanced frequency performance, maximized output current, and improved pinch-off characteristics, devices with compressive stress SiN_x passivation demonstrate superior output power (P_{out}), power-added efficiency (PAE), and associated gain.

2. Device Structure and Fabrication Process

The epitaxial structure of the AlGaN/GaN HEMTs in this work is shown in Figure 1a. The 6-inch Si wafer with MOCVD-grown GaN/Al_{0.25}Ga_{0.75}N/AlN/GaN epitaxy is purchased from Enkris Semiconductor. The epilayer, from bottom to top, consists of a 1.05 µm high-resistivity (Al)GaN buffer layer, a 1 µm Al_{0.07}GaN back barrier layer, a 100 nm unintentionally doped i-GaN channel layer, a 1 nm AlN spacer, a 19 nm Al_{0.25}Ga_{0.75}N barrier layer, and a 2 nm GaN cap layer. Room-temperature Hall effect measurements indicated a sheet carrier density (n_s) of 7.23 × 10¹² cm⁻², an electron mobility (µ) of 2051 cm²/(V·s), and a sheet resistance (R_{sh}) of 400 Ω/ \Box .



Figure 1. (a) Schematic diagram and (b) process flow of AlGaN/GaN-on-Si HEMTs with stress-free SiN_x passivation and compressive stress SiN_x passivation.

As shown in Figure 1b, the device fabrication process begins with device isolation using BCl_3/Cl_2 -based inductively coupled plasma (ICP) dry etching. This is followed by depositing a Ti/Al/Ti/Au (20/110/40/50 nm) metal stack using an e-beam evaporator (e-beam) and annealing at 830 °C for 45 s under ambient nitrogen in a rapid thermal annealing (RTA) system to form the source/drain ohmic contacts. The gate region is then patterned using electron-beam lithography (EBL) with polymethyl methacrylate (PMMA),

and the Ni/Au (20/60 nm) metal gate is fabricated using an e-beam evaporator. The SiN_x layers were deposited by PECVD with dual plasma excitation frequencies using silane (SiH₄) and ammonia (NH₃) as precursors. Subsequently, Ti/Au (20/180 nm) metal pads were deposited after CHF₃-based opening. Figure 2a,b show the SEM images of the overall device and the TEM images of the gate region of the fabricated GaN RF device, along with the measured device dimensions. The reported devices feature a gate length (L_g) of 0.24 µm, a gate width (W_g) of 2 × 25 µm, a gate–drain length (L_{gd}) of 993 nm, and a gate–source length (L_{gs}) of 562 nm.



Figure 2. (a) SEM images of overall device. TEM images of (b) gate metal stack (c,d) PECVD dual-layer SiN_x, composed of a 10.5 nm SiN_x protection layer and a 180.3 nm SiN_x stress layer.

To investigate the impact of stress on the DC and RF characteristics of GaN RF devices, we fabricated two types of devices with different stress SiN_x passivation layers. As shown in Table 1, all devices feature a double-layer passivation structure. The first layer is a ~10 nm high-frequency (HF) SiN_x protection layer with a refractive index of 2.13, designed to minimize surface damage, while the second layer is ~180 nm SiN_x stress. To modify the intrinsic stress of the PECVD SiN_x layers, several deposition parameters can be adjusted, including the Si ratio, chamber pressure, deposition temperature, and plasma excitation frequency [17]. Specifically, for PECVD systems utilizing dual plasma excitation frequencies, adjusting the duty cycles of the high-frequency (HF) and low-frequency (LF) RF power sources allows for a broad modulation of the intrinsic stress of the deposited SiN_x. During HF excitation (e.g., 13.56 MHz), the ions do not respond significantly to the RF field, leading to the formation of low-stress SiN_x films. Conversely, under LF excitation (e.g., 500 kHz), ions are more responsive to the RF field, resulting in ion bombardment on the growing SiN_x film. This ion bombardment, as illustrated in Figure 3, densifies the film and causes it to expand against its inherent volume, thereby inducing intrinsic compressive stress [17].

Table 1. SiN_x schemes for device groups.

Passivation Scheme		Stress-Free SiN _x Passivation	Compressive SiN _x Passivation
First-layer SiN _x passivation		10 nm high-frequency SiN_x protective layer ($t_{LF}/20 = 0$)	
Second-layer SiN _x passivation	Thickness	180 nm	180 nm
	LF duty cycle	$t_{LF}/20=45\%$	$t_{LF}/20 = 95\%$



Figure 3. Schematics for the nitrogen ions responding to different plasma excitation frequencies in PECVD.

As shown in Figure 4, adjusting the duty cycles of LF plasma excitation modulates the intrinsic stress of SiN_x. In this work, the devices with a SiN_x stress layer of 45% with a refractive index of 2.04 and 95% LF duty cycle with a refractive index of 1.95 correspond to stress-free SiN_x passivation and compressive SiN_x stress passivation, respectively. In our previous work, we utilized Raman spectroscopy to confirm the existence the level of stress within the AlGaN/GaN heterostructure covered by different SiN_x layers [18]. After the two different SiN_x depositions, we extracted the R_{sh} of the devices using the transmission line model (TLM). Since both samples employed the same HF SiN_x passivation process for the first layer, the effectiveness in suppressing surface states was consistent. As a result, the sheet resistance values were 384 Ω/\Box and 379 Ω/\Box for devices with stress-free SiN_x and compressive stress SiN_x passivation, respectively, both lower than the initial value of $400 \Omega/\Box$. The observed decrease in sheet resistance is primarily due to the increased 2DEG density achieved through SiN_x passivation.



Figure 4. Intrinsic stress of PECVD SiN_x can be modulated by adjusting the duty cycle of the low-frequency (LF) plasma excitation.

3. Results and Discussion

A Keithley 4200 semiconductor parameter analyzer (Tektronix, Beaverton, OR, USA) was used for DC measurements. Figure 5a shows the transfer characteristics of each GaN HEMT when $V_{ds} = 6$ V. Due to the SiN_x compressive stress depleting the 2DEG under the gate region by neutralizing the original piezoelectric polarization, the devices show a 1 V increase in threshold voltage (V_{th}) compared to those devices with stress-free SiN_x passivation. The reasons for the positive shift in threshold voltage have been discussed in detail in our previous work [19]. Moreover, devices with compressive stress SiN_x passivation demonstrate more than an order of magnitude reduction in leakage current. The BV of the devices was also significantly improved from 44 V to 84 V, as shown in Figure 5b.

The reverse gate leakage current is predominantly attributed to Poole–Frenkel (PF) emission and FN tunneling mechanisms [10–21]. PF emission is the dominant leakage mechanism for structures with lower mole fractions. When the Al composition exceeds 0.25, the gate leakage current is primarily dominated by FN tunneling, as reported in the literature [22]. The prominence of the FN tunneling component at room temperature and above in higher mole fraction structures is attributed to the higher electric field resulting

from increased values of net bound charge (σ_b) [22]. The dependence of FN tunneling current density (J_{FN}) on the barrier electric field (*E*) is given by

$$J_{FN} = AE^2 e^{\left(\frac{-B}{E}\right)} \tag{1}$$

where *J* is the tunneling current density, *E* is the electric field strength, and A and B are constants related to the material and barrier properties.

$$A = \frac{q^3 E^2}{8\pi h \phi_{\rm b}} \tag{2}$$

$$B = -\frac{8\pi\sqrt{2m\phi_b^{3/2}}}{3hq}$$
(3)

where q is the electron charge, h is Planck's constant, m is the electron mass, ϕ_b is the effective barrier height, and E is the electric field strength. To explore the intrinsic mechanism of the stress-engineered technique in suppressing FN tunneling, we utilized technology computeraided design (TCAD) Sentaurus to simulate the electric field distribution and conduction band diagram of those devices with stress-free SiN_x passivation and compressive stress SiN_x passivation with the model parameters calibrated. As shown in Figure 6a,b the introduction of compression neutralizes the inherent piezoelectric polarization caused by lattice mismatch at the heterojunction, leading to a significant reduction in the peak electric field in the gate region. Figure 6c extracts the electric field values near the gate-drain side; the devices with compressive stress SiN_x passivation show a 0.1 MV/cm decrease compared to devices with stress-free SiN_x passivation. The conduction band diagrams in the gate region of devices when $V_g = -8$ V are shown in Figure 6d. The external compressive stress liner elevates the conduction bands in the AlGaN barrier and GaN channel, thereby reducing the slope of the AlGaN conduction band and effectively increasing the effective barrier thickness. As a result, FN tunneling is suppressed in devices with compressive stress SiN_x passivation, reducing the gate leakage. Additionally, the breakdown voltage of the device has correspondingly improved, as shown in Figure 4b.

Figure 7a illustrates the transconductance curves of those devices, the devices with compressive stress SiN_x passivation exhibit a significant improvement in the extrinsic peak transconductance ($g_{m,max}$), from 315 mS/mm to 366 mS/mm. This enhancement primarily stems from the improved conduction band of AlGaN beneath the gate of GaN HEMTs due to SiN_x stress engineering, thereby enhancing gate modulation capability, as depicted in Figure 7c. The output characteristics when override voltage (V_{od}) = -1 to 5 V are shown in Figure 7b. The maximum drain current density ($I_{d,max}$) of devices with compressive stress SiN_x passivation also shows a notable enhancement. The improved drain current was supposedly due to the SiN_x stressors causing tensile stress in the gate–drain and gate–source regions, inducing more channel 2DEG, as shown in Figure 7d.



Figure 5. (a) The transfer characteristics when $V_{ds} = 6$ V of devices with stress-free SiN_x passivation and compressive stress SiN_x passivation. (b) The I_d/V_d curve when $V_g = -8$ V of the device with stress-free SiN_x passivation and compressive stress SiN_x passivation.



Figure 6. The electric field distribution near the gate–drain side of devices with (**a**) stress-free SiN_x passivation and (**b**) compressive stress SiN_x passivation. (**c**) The electric field value comparison near the gate–drain, and (**d**) conduction band diagram when $V_g = -8$ V of the devices with stress-free SiN_x passivation and compressive stress SiN_x passivation.



Figure 7. (a) The transconductance curves, (b) the output characteristics when override voltage $(V_{od}) = -1$ to 5 V, (c) the conduction band energy of AlGaN beneath the gate, and (d) 2DEG concentration distribution of the devices with stress-free SiN_x passivation and compressive stress SiN_x passivation.

S-parameters were measured using an Agilent 8363B network analyzer (Agilent, Santa Clara, CA, USA). The small-signal performances of the GaN-based HEMTs with stress-free SiN_x passivation and compressive stress SiN_x passivation are illustrated in Figure 8a,b, with the devices biased at $V_{ds} = 6$ V to obtain their respective V_g for the $g_{m,max}$. Due

to the improved transconductance, the devices with compressive stress SiN_x passivation exhibited higher f_t and f_{max} , measured as 21.15 GHz and 35.66 GHz, respectively.



Figure 8. Small-signal performance biased at $V_{ds} = 6$ V and their respective V_g for the $g_{m,max}$ of the devices (**a**) with stress-free SiN_x passivation and (**b**) compressive stress SiN_x passivation.

Power measurements of AlGaN/GaN HEMTs at 5.2 GHz were conducted in continuous wave (CW) mode using an on-wafer load-pull system. The load and source impedances were tuned for optimal PAE, which led to a slightly lower power gain compared to that observed in the small-signal performance. Figure 9a,b show the output power, power gain, and PAE as a function of the input power for the devices with stress-free SiN_x passivation and compressive stress SiN_x passivation. A maximum P_{out} of 13.35 dBm, along with a PAE of 19.48% and an associated gain of 6.82 dB, is achieved for the devices with compressive stress SiN_x passivation when biased at $V_{ds} = 10$ V. Figure 9c,d illustrate the impact of drain bias on the device's output power, PAE, and associated gain, with all measurements conducted under Class AB operation. Regardless of the drain bias, the power performance of the devices with compressive stress SiN_x passivation is markedly superior to that of the devices with stress-free SiN_x passivation, which is attributed to its enhanced frequency performance, maximized output current, and improved pinch-off characteristics.



Figure 9. CW power performance at bias of $V_{ds} = 10$ V of GaN HEMTs (**a**) with stress-free SiN_x passivation and (**b**) compressive stress SiN_x passivation. Measured output power density, PAE, and associated gain versus drain bias at 5.2 GHz of GaN HEMTs (**c**) with stress-free SiN_x passivation and (**d**) compressive stress SiN_x passivation.

4. Conclusions

In summary, this study investigated the DC performance and RF characteristics of GaN-based HEMTs using the SiN_x stress-engineering technique. Devices with compressive stress SiN_x passivation exhibited a significant reduction in peak electric field and an increase in effective barrier thickness, effectively suppressing FN tunneling. Consequently, there was a substantial reduction in gate leakage and an increase in breakdown voltage (BV) from 44 V to 84 V. Furthermore, enhanced gate control capability led to an improvement in peak transconductance, increasing from 315 mS/mm to 366 mS/mm, along with a higher cutoff frequency (f_t) and maximum oscillation frequency (f_{max}) of 21.15 GHz and 35.66 GHz, respectively. Due to the SiN_x stressors causing tensile stress in the gate–drain and gate– source regions, which induced more channel 2DEG, the device's saturation current also increased by 10%. The power performance of the devices with compressive stress SiN_x passivation was also markedly superior to that of devices with stress-free SiN_x passivation, attributed to enhanced frequency performance, maximized output current, and improved pinch-off characteristics. These results indicate that the SiN_x stress-engineering technique is a potentially effective approach for achieving high-performance GaN-on-Si HEMTs for RF electronics applications.

Author Contributions: Conceptualization, C.D.; methodology, C.D., P.W. and C.T.; software, C.D., P.W. and Q.H.; validation, P.W., F.D. and Y.J.; formal analysis, C.D., Y.Z., M.L. and Z.X.; investigation, C.D., X.W., K.W., W.L. and N.T.; resources, C.D.; data curation, C.D. and P.W.; writing—original draft preparation, C.D.; writing—review and editing, Q.W. and H.Y.; visualization, Q.W. and H.Y; supervision, Q.W. and H.Y; project administration, Q.W. and H.Y; funding acquisition, H.Y. All authors have read and agreed to the published version of the manuscript.

Funding: This work was supported by Fabrication of Normally-Off GaN Devices based on In-situ SiNx Passivation and Selective Area Growth Recessed-Gate Techniques and the Reliability Study (National Natural Science Foundation of China, Grant No.: 62274082), Research on Mechanism of Source/Drain Ohmic Contact and the Related GaN p-FET (Grant No.: 2023A1515030034), Research on High-reliable GaN Power Device and the Related Industrial Power System (Grant No.: HZQB-KCZYZ-2021052), Study on the Reliability of GaN Power Devices (Grant No.: JCYJ20220818100605012), Research on the Key Technology of 1200V SiC MOSFETs (Grant No.: JSGG20220831094404008), Research on Novelty Low-resistance Source/Drain Ohmic Contact for GaN p-FET (Grant No.: JCYJ20220530115411025), 5G Frontier Project (Phase III)—Micro-Nano Processing Platform (Grant No.: K2023390010), and High Level of Special Funds (Grant No.: G03034K004).

Data Availability Statement: The data that support the findings of this study are available from the corresponding authors upon reasonable request.

Conflicts of Interest: The authors declare no conflicts of interest. Nick Tao is currently employed at Maxscend Microelectronics Company Limited and was employed by the company during the development of this manuscript. All contributions to this work and the manuscript were made independently, without any direction, guidance, or influence from my employer. Furthermore, no financial compensation was received from any source for my contributions to this scientific work and manuscript.

References

- Chung, J.W.; Hoke, W.E.; Chumbes, E.M.; Palacios, T. AlGaN/GaN HEMT with 300-GHz f_{max}. *IEEE Electron Device Lett.* 2010, 31, 195–197. [CrossRef]
- Shaobing, W.; Jianfeng, G.; Weibo, W.; Junyun, Z. W-Band MMIC PA With Ultrahigh Power Density in 100-nm AlGaN/GaN Technology. *IEEE Trans. Electron Devices* 2016, 63, 3882–3886. [CrossRef]
- 3. Sheppard, S.T.; Doverspike, K.; Pribble, W.L.; Allen, S.T.; Palmour, J.W.; Kehias, L.T.; Jenkins, T.J. High-power microwave GaN/AlGaN HEMTs on semi-insulating silicon carbide substrates. *IEEE Electron Device Lett.* **1999**, 20, 161–163. [CrossRef]
- 4. Arulkumaran, S.; Egawa, T.; Ishikawa, H.; Jimbo, T.; Sano, Y. Surface passivation effects on AlGaN/GaN high-electron-mobility transistors with SiO₂, Si₃N₄, and silicon oxynitride. *Appl. Phys. Lett.* **2004**, *84*, 613–615. [CrossRef]
- Liu, J.L.; Zhu, J.J.; Mi, M.H.; Zhu, Q.; Liu, S.Y.; Wang, P.F.; Zhou, Y.W.; Zhao, Z.Y.; Zhou, J.D.; Zhang, M.; et al. 8.7 W/mm output power density and 42% power-added-efficiency at 30 GHz for AlGaN/GaN HEMTs using Si-rich SiN passivation interlayer. *Appl. Phys. Lett.* 2022, 120, 052101. [CrossRef]

- Karouta, F.; Krämer, M.; Kwaspen, J.J.; Grzegorczyk, A.; Hageman, P.; Hoex, B.; Kessels, W.M.; Klootwijk, J.; Timmering, E.; Smit, M. Influence of the Structural and Compositional Properties of PECVD Silicon Nitride as a Passivation Layer for AlGaN HEMTs. ECS Trans. 2008, 16, 181–191. [CrossRef]
- Levinshtein, M.E.; Rumyantsev, S.L.; Gaska, R.; Yang, J.W.; Shur, M.S. AlGaN/GaN high electron mobility field effect transistors with low 1/f noise. *Appl. Phys. Lett.* 1998, 73, 1089–1091. [CrossRef]
- Hao, Y.; Ma, X.; Mi, M.; Yang, L.A. Research on GaN-Based RF Devices: High-Frequency Gate Structure Design, Submicrometer-Length Gate Fabrication, Suppressed SCE, Low Parasitic Resistance, Minimized Current Collapse, and Lower Gate Leakage. *IEEE Microw. Mag.* 2021, 22, 34–48. [CrossRef]
- 9. Koley, G.; Tilak, V.; Eastman, L.F.; Spencer, M.G. Slow transients observed in AlGaN/GaN HFETs: Effects of SiN/sub x/passivation and UV illumination. *IEEE Trans. Electron Devices* **2003**, *50*, 886–893. [CrossRef]
- Bao, Q.; Huang, S.; Wang, X.; Wei, K.; Zheng, Y.; Li, Y.; Yang, C.; Jiang, H.; Li, J.; Hu, A. Effect of interface and bulk traps on the C–V characterization of a LPCVD-SiNx/AlGaN/GaN metal-insulator-semiconductor structure. *Semicond. Sci. Technol.* 2016, 31, 065014. [CrossRef]
- Wu, S.; Mi, M.; Zhang, M.; Yang, L.; Hou, B.; Ma, X.; Hao, Y. A High RF-Performance AlGaN/GaN HEMT with Ultrathin Barrier and Stressor in situ SiN. *IEEE Trans. Electron Devices* 2021, 68, 5553–5558. [CrossRef]
- 12. Aubry, R.; Jacquet, J.C.; Oualli, M.; Patard, O.; Piotrowicz, S.; Chartier, E.; Michel, N.; Xuan, L.T.; Lancereau, D.; Potier, C. ICP-CVD SiN Passivation for High-Power RF InAlGaN/GaN/SiC HEMT. *IEEE Electron Device Lett.* **2016**, *37*, 629–632. [CrossRef]
- Moon, S.W.; Lee, J.; Seo, D.; Jung, S.; Choi, H.G.; Shim, H.; Yim, J.S.; Twynam, J.; Roh, S.D. High-voltage GaN-on-Si hetero-junction FETs with reduced leakage and current collapse effects using SiN_x surface passivation layer deposited by low pressure CVD. *Jpn. J. Appl. Phys.* 2014, *53*, 08NH02. [CrossRef]
- Mi, M.; Ma, X.H.; Yang, L.; Lu, Y.; Hou, B.; Zhu, J.; Zhang, M.; Zhang, H.S.; Zhu, Q.; Yang, L.A.; et al. Millimeter-Wave Power AlGaN/GaN HEMT Using Surface Plasma Treatment of Access Region. *IEEE Trans. Electron Devices* 2017, 64, 4875–4881. [CrossRef]
- 15. Zhang, S.; Wei, K.; Ma, X.H.; Hou, B.; Liu, G.G.; Zhang, Y.C.; Wang, X.H.; Zheng, Y.K.; Huang, S.; Li, Y.K. Reduced reverse gate leakage current for GaN HEMTs with 3 nm Al/40 nm SiN passivation layer. *Appl. Phys. Lett.* **2019**, *114*, 013503. [CrossRef]
- Ghani, M.T.; Armstrong, C.; Auth, M.; Bost, P.; Charvat, G.; Glass, T.; Hoffmann, K.; Johnson, C.; Kenyon, J.; Klaus, B.; et al. A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors. In Proceedings of the 2003 IEEE International Electron Devices Meeting, Washington, DC, USA, 8–10 December 2003; pp. 11.6.1–11.6.3.
- Mackenzie, K.; Johnson, D.; DeVre, M.; Westerman, R.; Reelfs, B. Stress Control of Si-based PECVD Dielectrics. In Proceedings of the 207th Electrochemical Society, Quebec City, QC, Canada, 15–20 May 2005; p. 406.
- Cheng, W.C.; Fang, T.; Lei, S.; Zhao, Y.; He, M.; Mansun, C.; Xia, G.; Zhao, F.; Yu, H. Silicon Nitride Stress Liner Impacts on the Electrical Characteristics of AlGaN/GaN HEMTs. In Proceedings of the 2019 IEEE International Conference on Electron Devices and Solid-State Circuits, Xi'an, China, 12–14 June 2019; pp. 1–3.
- 19. Cheng, W.C.; Zeng, F.; He, M.; Wang, Q.; Chan, M.; Yu, H. Quasi-Normally-Off AlGaN/GaN HEMTs With SiN_x Stress Liner and Comb Gate for Power Electronics Applications. *IEEE J. Electron Devices Soc.* **2020**, *8*, 1138–1144. [CrossRef]
- 20. Zhang, H.; Miller, E.J.; Yu, E.T. Analysis of leakage current mechanisms in Schottky contacts to GaN and Al_{0.25}Ga_{0.75}N/GaN grown by molecular-beam epitaxy. *J. Appl. Phys.* **2006**, *99*, 023703. [CrossRef]
- 21. Turuvekere, S.; Karumuri, N.; Rahman, A.A.; Bhattacharya, A.; DasGupta, A.; DasGupta, N. Gate Leakage Mechanisms in AlGaN/GaN and AlInN/GaN HEMTs: Comparison and Modeling. *IEEE Trans. Electron Devices* **2013**, *60*, 3157–3165. [CrossRef]
- 22. Jimenez, J.L.; Chowdhury, U. X-Band GaN FET reliability. In Proceedings of the 2008 IEEE International Reliability Physics Symposium, Phoenix, AZ, USA, 27 April–1 May 2008; pp. 429–435.

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.