





# **Improved** *V***th Stability and Gate Reliability of GaN-Based MIS-HEMTs by Employing Alternating O<sup>2</sup> Plasma Treatment**

**Xinling Xie † , Qiang Wang † [,](https://orcid.org/0000-0002-7159-4446) Maolin Pan, Penghao Zhang, Luyu Wang, Yannan Yang, Hai Huang, Xin Hu and Min Xu \***

> State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai 200433, China; 21212020013@m.fudan.edu.cn (X.X.); 21112020111@m.fudan.edu.cn (Q.W.); mlpan21@m.fudan.edu.cn (M.P.); phzhang19@fudan.edu.cn (P.Z.); wangly20@fudan.edu.cn (L.W.); yangyn20@fudan.edu.cn (Y.Y.); 22212020008@m.fudan.edu.cn (H.H.); 22212020078@m.fudan.edu.cn (X.H.)

**\*** Correspondence: xu\_min@fudan.edu.cn

† These authors contributed equally to this work.

**Abstract:** The *V*th stability and gate reliability of AlGaN/GaN metal–insulator–semiconductor highelectron-mobility transistors (MIS-HEMTs) with alternating  $O_2$  plasma treatment were systematically investigated in this article. It was found that the conduction band offset at the  $A1_2O_3/A1GaN$ interface was elevated to 2.4 eV, which contributed to the suppressed gate leakage current. The time-dependent dielectric breakdown (TDDB) test results showed that the  $ALD-Al<sub>2</sub>O<sub>3</sub>$  with the alternating  $O_2$  plasma treatment had better quality and reliability. The AlGaN/GaN MIS-HEMT with the alternating O<sub>2</sub> plasma treatment demonstrated remarkable advantages in higher  $V_{th}$  stability under high-temperature and long-term gate bias stress.

**Keywords:** AlGaN/GaN MIS-HEMT; threshold voltage stability; gate reliability



**Citation:** Xie, X.; Wang, Q.; Pan, M.; Zhang, P.; Wang, L.; Yang, Y.; Huang, H.; Hu, X.; Xu, M. Improved  $V_{th}$ Stability and Gate Reliability of GaN-Based MIS-HEMTs by Employing Alternating O<sup>2</sup> Plasma Treatment. *Nanomaterials* **2024**, *14*, 523. [https://doi.org/10.3390/](https://doi.org/10.3390/nano14060523) [nano14060523](https://doi.org/10.3390/nano14060523)

Academic Editors: Patrick Fiorenza and Béla Pécz

Received: 7 February 2024 Revised: 9 March 2024 Accepted: 13 March 2024 Published: 14 March 2024



**Copyright:** © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/)  $4.0/$ ).

#### **1. Introduction**

AlGaN/GaN metal–insulator–semiconductor high electron-mobility transistors (MIS-HEMTs) have superior properties, including suppressed gate leakage current, large forward gate swing range [\[1](#page-6-0)[,2\]](#page-6-1), which is required by power switches in high-efficiency, high-speed power systems [\[3](#page-6-2)[–5\]](#page-6-3). Different insulators (e.g.,  $Al_2O_3$ , HfO<sub>2</sub>, SiO<sub>2</sub>, AlN and SiN<sub>x</sub>) [\[6](#page-6-4)[–8\]](#page-6-5) have been used as AlGaN/GaN MIS-HEMTs gate dielectric. The atomic layer-deposited (ALD)  $A<sub>1</sub>Q<sub>3</sub>$  is more preferred because of its larger conduction band offset, high dielectric constant and high breakdown field values  $[9-11]$  $[9-11]$ . However, it has been reported that there is a large amount of hydroxyl (-OH) groups in ALD-Al<sub>2</sub>O<sub>3</sub> [\[12](#page-6-8)[,13\]](#page-6-9) that use trimethylaluminum (TMA) and water as precursors. These -OH groups act as trap states and cause the AlGaN/GaN MIS-HEMTs to suffer from serious gate reliability and threshold voltage  $(V<sub>th</sub>)$  instability challenge [\[14,](#page-6-10)[15\]](#page-6-11).

It is suggested that using  $O_3$  as an oxidant during the deposition process of  $Al_2O_3$ can improve device performance [\[16\]](#page-6-12), but the carbon impurity in  $Al_2O_3$  film increases [\[17\]](#page-6-13). It has been reported that there is less trap state density in the  $O<sub>2</sub>$  plasma-assisted ALD- $Al_2O_3$  film [\[18](#page-6-14)[,19\]](#page-7-0). It has been reported that adding  $O_2$  plasma in each ALD cycle can improve  $\text{Al}_2\text{O}_3$  film quality [\[20\]](#page-7-1). However, the AlGaN surface can be damaged by  $\text{O}_2$ plasma at the initial stage of  $\text{Al}_2\text{O}_3$  film deposition, since the  $\text{O}_2$  plasma can introduce deep-level traps at the AlGaN surface, which leads to device performance degradation and current collapse [\[21\]](#page-7-2). Meanwhile, there is little research on the threshold stability and gate reliability of the  $ALD-Al<sub>2</sub>O<sub>3</sub>$  gate dielectric. We have already characterized the trap states and performance of the device with alternating  $O<sub>2</sub>$  plasma treatment in our previous articles [\[22\]](#page-7-3). In this work, the *V*th stability and gate reliability characteristics of the AlGaN/GaN MIS-HEMTs with the alternating  $O<sub>2</sub>$  plasma treatment were investigated.

### 2. Device Structure and Fabrication Process

The AlGaN/GaN MIS-HEMTs were fabricated on the AlGaN/GaN heterostructure epitaxial sample, which was grown by metal-organic chemical vapor deposition (MOCVD). It consists of a 20 nm undoped  $\text{Al}_{0.23}\text{Ga}_{0.77}\text{N}$  barrier layer, 180 nm unintentionally doped GaN channel layer and 5.1 µm C-doped GaN buffer layer grown using MOCVD on a 6-inch Si (111) substrate. [Fig](#page-1-0)ure 1a shows the schematic cross-sectional illustration of the AlGaN/GaN MIS-HEMTs. The AlGaN/GaN MIS-HEMTs process began with AlN/SiN $_{\mathrm{x}}$ passivation layer deposition. The device active region was isolated by mesa etching using  $BCl<sub>3</sub>/Ar.$  Then, a Ti/Al/Ni/Au metal stack with a thickness of  $20/160/50/50$  nm was deposited by Electron Beam Evaporation (EBE) on the source/drain region, and ohmic contact was achieved by rapid thermal process (RTP) at 780 °C for 30 s in  $N_2$  ambient. The transfer length method (TLM) test results show that the contact resistance was  $1\Omega$ ·mm. The ALD-Al<sub>2</sub>O<sub>3</sub> gate dielectrics with and without the alternating O<sub>2</sub> plasma treatment were deposited and denoted as devices A and B, respectively. Finally, Ni/Au metal stack was deposited for the gate electrode.

nm was deposited by Electron Beam Evaporation (EBE) on the source/drain region, and

<span id="page-1-0"></span>

Figure 1. (a) Schematic cross-sectional illustration of the AlGaN/GaN MIS-HEMT. (b) Schematic process flow of depositing  $ALD-Al<sub>2</sub>O<sub>3</sub>$  film with the alternating  $O<sub>2</sub>$  plasma treatment.

The schematic process flow of depositing  $ALD-AI_2O_3$  film with the alternating  $O_2$ plasma treatment is shown in Figure [1b](#page-1-0). The entire depositing process was carried out using a Sentech SI ALD system. The deposition process consisted of a cycle of two subprocesses. Sub-process one: 4 nm ALD-Al<sub>2</sub>O<sub>3</sub> was deposited with TMA and H<sub>2</sub>O as precursors. Sub-process two: The film deposited in sub-process one was treated with in situ  $O<sub>2</sub>$  plasma for 2 min. The  $O<sub>2</sub>$  gas flow was 100 sccm, gas pressure was 15 Pa, and the plasma power was 100 W. Throughout the process, the substrate temperature was maintained at 300 ◦C. Sub-process one and sub-process two were repeated five times. Finally, a 20 nm ALD-Al<sub>2</sub>O<sub>3</sub> film with alternating O<sub>2</sub> plasma treatment was obtained. It is worth noting that the deposited 4 nm  $ALD-AI_2O_3$  film could serve as a protective layer on the AlGaN surface to prevent the  $O_2$  plasma damage [\[23\]](#page-7-4).

#### **3. Results and Discussion**

Figure [2](#page-2-0) exhibits the atomic force microscopy (AFM) image of the  $Al_2O_3$  film surface with an area of 2  $\mu$ m × 2  $\mu$ m. For the Al<sub>2</sub>O<sub>3</sub> film with and without the alternating O<sub>2</sub> plasma treatment, the root mean square (RMS) of surface roughness is 0.094 nm and 0.096 nm,

<span id="page-2-0"></span>

respectively. This indicates that the alternating  $\mathrm{O}_2$  plasma treatment will not have adverse effects on the surface morphology of the  $\mathrm{Al}_2\mathrm{O}_3$  film.

with an area of 2 µm × 2 µm. For the Al2O3 film with and without the alternating O2 plasma

**Figure 2. (a,b**) 2  $\mu$ m  $\times$  2  $\mu$ m surface morphology of the ALD-Al<sub>2</sub>O<sub>3</sub>.

The gate leakage current density of the device is illustr[ate](#page-3-0)d in Figure 3a. The gate The gate leakage current density of the device is illustrated in Figure 3a. The gate leakage density of device A significantly decreased compared with that of device B. The leakage density of device A significantly decreased compared with that of device B. The breakdown voltage of device A also improved. In order to explore the reasons for the reduction of gate leakage in device A, the gate leakage mechanism was analyzed. Considering that ALD-Al<sub>2</sub>O<sub>3</sub> has good quality, Fowler–Nordheim (FN) tunneling was believed to be the dominant gate leakage mechanism [\[24\]](#page-7-5). The effective barrier width of the dielectric narrowed under the forward gate voltage, and driven by the electric field in the gate dielectric,<br> electrons at the Al<sub>2</sub>O<sub>3</sub>/AlGaN interface could directly tunnel through the gate dielectric. Leakage current by FN tunneling is illustrated in Figure [3b](#page-3-0), which can be expressed as

$$
J_{FN} = \frac{q^2}{16\pi\hbar\varphi_{ox}} E_{ox}^2 exp\left(-\frac{4\sqrt{2m*(q\varphi_{ox})^3}}{3\hbar qE_{ox}}\right) \tag{1}
$$

where *q* is the charge of electrons,  $\hbar$  is the Planck's constant,  $\varphi_{ox}$  is the conduction band offset at  $\text{Al}_2\text{O}_3/\text{AlGaN}$  interface,  $E_{ox}$  is the electric field strength in  $\text{Al}_2\text{O}_3$  gate dielectric,  $m^*$  is the effective electron mass in Al<sub>2</sub>O<sub>3</sub>, and 0.23  $m_0$  of an electron mass was used for the  $\text{Al}_2\text{O}_3$  film [\[19\]](#page-7-0). The FN plots of log  $(J/E_{ox}^2)$  versus  $1/E_{ox}$  were straight lines, as shown in Figure [3b](#page-3-0), indicating that FN tunneling was the dominant gate leakage mechanism under a high electric field. The linear slope was used to extract the conduction band offset at the  $\text{Al}_2\text{O}_3/\text{AlGaN}$  interface, which were 2.40 and 1.87 eV, respectively, for devices A and B. The lower gate leakage current density of device A was attributed to the higher conduction band offset at the Al<sub>2</sub>O<sub>3</sub>/AlGaN interface. The conduction band offset for device A was larger than the value of 2.2 eV in Ref. [\[25\]](#page-7-6).  $\,$ 

Time-dependent dielectric breakdown (TDDB) is one of the most common characterization methods for evaluating gate dielectric reliability [\[26\]](#page-7-7). The testing process of TDDB involves applying a constant bias stress on the gate dielectric for a long time, and monitoring the variation in leakage current passing through the dielectric layer. The quality of the gate dielectric can be evaluated using the magnitude of leakage and the time to breakdown ( $t_{BD}$ ) under the same gate bias stress. The reasons for leakage current and breakdown of the gate dielectric are as follows. There are defects inside the gate dielectric at the initial state, and these defects are mainly bulk defects formed during the sedimentation process. Applying electrical stress to the gate dielectric can induce random defects within the gate dielectric, causing leakage current. In addition, when electrons accelerate through the gate dielectric, it can also cause damage to the gate dielectric and form new defects. When the defects form a continuous seepage path inside the gate dielectric, the leakage current rapidly increases and the gate dielectric layer undergoes breakdown. High

electrical stress will accelerate the generation of defects, generate higher leakage current, and thus accelerate the breakdown process of the gate dielectric. Due to the different breakdown voltages for device A and device B, two sets of gate bias were used to stress the devices A and B, respectively. The time-dependent gate breakdown characteristics are and accreasing that *2*, respectively. The time trip entiestic gate streament entirelestically obey shown in Figure [4a](#page-3-1),b. The *t*<sub>BD</sub> for gate dielectric at different gate voltages statistically obey the Weibull distribution, which can be described by [\[27\]](#page-7-8)

<span id="page-3-0"></span>

Figure 3. (a) Gate leakage current density characteristic and (b) FN tunneling plot of log  $(J/E_{ox}^2)$ versus  $1/E_{ox}$  for device A and device B.

$$
F(t) = 1 - exp\left[-\left(\frac{t}{\eta}\right)^{\beta}\right]
$$
 (2)

ate voltage application time,  $\beta$  is the Weibull slope, and n is the characteristic where *t* is the gate voltage application time,  $\beta$  is the Weibull slope, and  $\eta$  is the characteristic<br>lifespan or scale factor lifespan or scale factor.

<span id="page-3-1"></span>

Figure 4. (a,b)  $t_{\text{BD}}$  of device A and device B. (c,d) Weibull plots of the  $t_{\text{BD}}$  distribution for device A and device B. and device B.

 $B = \frac{1}{2}$ The Weibull failure distribution is linearly simplified as follows:

$$
ln[-ln(1 - F(t))] = \beta ln(t) - \beta ln(\eta)
$$
\n(3)

A larger *β* indicates a more concentrated distribution of *t*<sub>BD</sub> in the breakdown char-acteristic [\[28\]](#page-7-9). Figure [4c](#page-3-1),d shows the Weibull plots of the  $t_{BD}$  distribution for devices A and B. Weibull slope  $\beta$  was extracted and found to be 5 and 4.5 for devices A and B, which indicated that ALD-Al<sub>2</sub>O<sub>3</sub> with alternating O<sub>2</sub> plasma treatment has better quality and reliability. These results were larger than the value of 4.45 in Ref. [\[29\]](#page-7-10), although  $\rm Al_2O_3$  had a thicker thickness (25 nm).

The *V*th instability induced by high-temperature operation and long-term gate stress The *V*th instability induced by high-temperature operation and long-term gate stress limits the commercial application of AlGaN/GaN MIS-HEMTs. To investigate the thermal limits the commercial application of AlGaN/GaN MIS-HEMTs. To investigate the thermal stability of  $V_{\text{th}}$ , the transfer characteristic curves of device A and device B at various temperatures from 30 °C to 150 °C in steps of 30 °C were measured, as is shown in Figure 5. The OFF-state drain current increased by about two orders of magnitude as a result of The OFF-state drain current increased by about two orders of magnitude as a result of increased buffer leakage current [\[30\]](#page-7-11). The ON-state *I<sub>DS</sub>* decreased slightly due to the lower carrier mobility at higher temperatures [\[31\]](#page-7-12). carrier mobility at higher temperatures [31].

<span id="page-4-0"></span>

**Figure 5.** (a,b) Temperature-dependent  $I_D$ - $V_{GS}$  characteristics of device A and device B with the measurement temperature increasing from 30 to 150 °C.

Figure [6](#page-4-1) shows the temperature-dependence  $V_{th}$  shift ( $\Delta V_{th}$ ) for devices A and B. The device A demonstrated a better *V*th thermal stability and the maximum Δ*V*th of 0.24 V was device A demonstrated a better *V*th thermal stability and the maximum ∆*V*th of 0.24 V was achieved at 150 °C at the  $I_{DS}$  level of 1  $\mu$ A/mm, less than that of 0.55 V for device B at 150 °C. However,  $\Delta V_{th}$  in Ref. [\[30\]](#page-7-11) is larger than 1V at the same test temperature.

<span id="page-4-1"></span>

**Figure 6.** The measured temperature-dependent Δ*V*th for device A and device B. **Figure 6.** The measured temperature-dependent ∆*V*th for device A and device B.

To assess the *V*th stability of the device under long-time gate bias stress, the forward To assess the *V*th stability of the device under long-time gate bias stress, the forward gate bias stress ( $V_{G_{\text{-stress}}}$ ) of 2 V was applied to the gate with source and drain grounded. A quick *I*<sub>D</sub>-*V*<sub>GS</sub> test was conducted after certain interval times (1, 5, 10, 20, 40, 60, 80, 100, 200, 400, 500, 600, 800, 1000, 2000, and 3000 s). Figure [7 s](#page-5-0)hows the multiple *I*<sub>D</sub>-*V*<sub>GS</sub> curves throughout the entire testing process. The  $I_D$ - $V_{GS}$  curves positively shift under the forward gate bias stress, which corresponded to electrons in the channel being trapped [\[32\]](#page-7-13). During the forward gate bias stress application process, the electric field in the AlGaN barrier layer is very high, especially at the edge of the gate. A strong electric field can cause electrons to tunnel from the defects in the AlGaN barrier layer to the valence band, which is known as Zener trapping. Electrons in 2DEG are then emitted into the defects, causing a decrease in electron concentration in the channel and a positive shift in the  $V_{th}$ .

<span id="page-5-0"></span>

Figure 7. (a,b) Multiple I<sub>D</sub>-V<sub>GS</sub> characteristics of the MIS-HEMTs during the 3000 s gate bias stress of 2 V for device A and device B. 2 V for device A and device B.

As shown in Figur[e 8](#page-5-1), the extracted Δ*V*th after the 3000 s gate bias stress of 2 V were As shown in Figure 8, the extracted ∆*V*th after the 3000 s gate bias stress of 2 V were 0.55 V and 0.88 V for devices A and B, respectively. Device A showed a relatively small 0.55 V and 0.88 V for devices A and B, respectively. Device A showed a relatively small Δ*V*th compared to device B. This indicated that the trap state density in the dielectric was ∆*V*th compared to device B. This indicated that the trap state density in the dielectric was reduced by the alternating  $O_2$  plasma treatment [\[15\]](#page-6-11). Furthermore, subthreshold slope (SS) did not show any significant changes after long-time gate bias stress for both devices. did not show any significant changes after long-time gate bias stress for both devices.

<span id="page-5-1"></span>

**Figure 8.** The measured Δ*V*th during the 3000 s forward gate bias stress for device A and device B. **Figure 8.** The measured ∆*V*th during the 3000 s forward gate bias stress for device A and device B.

## **4. Conclusions 4. Conclusions**

The *V*th stability and gate reliability of the AlGaN/GaN MIS-HEMTs with alternating The *V*th stability and gate reliability of the AlGaN/GaN MIS-HEMTs with alternating O2 plasma treatment were investigated in this article. The conduction band offset at the O<sup>2</sup> plasma treatment were investigated in this article. The conduction band offset at the  $\text{Al}_2\text{O}_3/\text{AlGaN}$  interface was elevated to 2.4 eV after the alternating  $\text{O}_2$  plasma treatment, and hence resulted in lower gate leakage current density. The gate dielectric reliability was<br> also improved, which was characterized by the TDDB test. The device with the alternating<br> $\Omega_{\text{other}}$  test we the alternation of a second improved, the small telefolia of  $V_{\text{other}}$  and have the second nating O2 plasma treatment also showed improved thermal stability of *V*th and long-time bias induced  $V_{th}$  instability. The proposed  $O_2$  plasma alternating treatment technique was  $f_{cent}$  in the proposed  $O_2$  plasma alternating treatment technique was found to exhibit superior performance, which is highly desirable in high-performance and<br>reliable nexuer dexises reliable power devices.  $O_2$  plasma treatment also showed improved thermal stability of  $V_{th}$  and long-time gate

**Author Contributions:** Conceptualization, X.X. and Q.W.; methodology, X.X. and Q.W.; validation, M.X., P.Z., L.W. and M.P.; formal analysis, Q.W. and M.P.; investigation, X.X. and P.Z.; resources, Q.W.; data curation, Y.Y., H.H. and X.H.; writing—original draft preparation, X.X. and Q.W.; writing review and editing, M.X., Y.Y. and P.Z.; visualization, Y.Y., H.H. and X.H.; supervision, M.X.; project administration, M.X.; funding acquisition, M.X. All authors have read and agreed to the published version of the manuscript.

**Funding:** This research received no external funding.

**Data Availability Statement:** Data are contained within the article.

**Conflicts of Interest:** The authors declare no conflicts of interest.

#### **References**

- <span id="page-6-0"></span>1. Zhou, Q.; Liu, L.; Zhang, A.B.; Chen, B.W.; Jin, Y.; Shi, Y.Y.; Wang, Z.H.; Chen, W.J.; Zhang, B. 7.6 V Threshold Voltage High-Performance Normally-Off Al2O3/GaN MOSFET Achieved by Interface Charge Engineering. *IEEE Electron. Device Lett.* **2016**, *37*, 165–168. [\[CrossRef\]](https://doi.org/10.1109/LED.2015.2511026)
- <span id="page-6-1"></span>2. Abermann, S.; Pozzovivo, G.; Kuzmik, J.; Strasser, G.; Pogany, D.; Carlin, J.F.; Grandjean, N.; Bertagnolli, E. MOCVD of HfO<sub>2</sub> and ZrO<sup>2</sup> high-k gate dielectrics for InAlN/AlN/GaN MOS-HEMTs. *Semicond. Sci. Technol.* **2007**, *22*, 1272–1275. [\[CrossRef\]](https://doi.org/10.1088/0268-1242/22/12/005)
- <span id="page-6-2"></span>3. De Jaeger, B.; Van Hove, M.; Wellekens, D.; Kang, X.; Liang, H.; Mannaert, G.; Geens, K.; Decoutere, S. Au-free CMOS-compatible AlGaN/GaN HEMT processing on 200 mm Si substrates. In Proceedings of the 24th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Bruges, Belgium, 3–7 June 2012; pp. 49–52.
- 4. Van Hove, M.; Boulay, S.; Bahl, S.R.; Stoffels, S.; Kang, X.; Wellekens, D.; Geens, K.; Delabie, A.; Decoutere, S. CMOS Process-Compatible High-Power Low-Leakage AlGaN/GaN MISHEMT on Silicon. *IEEE Electron. Device Lett.* **2012**, *33*, 667–669. [\[CrossRef\]](https://doi.org/10.1109/LED.2012.2188016)
- <span id="page-6-3"></span>5. Chen, K.J.; Haberlen, O.; Lidow, A.; Tsai, C.L.; Ueda, T.; Uemoto, Y.; Wu, Y.F. GaN-on-Si Power Technology: Devices and Applications. *IEEE Trans. Electron. Devices* **2017**, *64*, 779–795. [\[CrossRef\]](https://doi.org/10.1109/TED.2017.2657579)
- <span id="page-6-4"></span>6. Dutta, G.; DasGupta, N.; DasGupta, A. Low-Temperature ICP-CVD SiN<sup>x</sup> as Gate Dielectric for GaN-Based MIS-HEMTs. *IEEE Trans. Electron. Devices* **2016**, *63*, 4693–4701. [\[CrossRef\]](https://doi.org/10.1109/TED.2016.2618421)
- 7. Nabatame, T.; Maeda, E.; Inoue, M.; Yuge, K.; Hirose, M.; Shiozaki, K.; Ikeda, N.; Ohishi, T.; Ohi, A. Hafnium silicate gate dielectrics in GaN metal oxide semiconductor capacitors. *Appl. Phys. Express* **2019**, *12*, 011009. [\[CrossRef\]](https://doi.org/10.7567/1882-0786/aaf62a)
- <span id="page-6-5"></span>8. Zhu, J.-J.; Ma, X.-H.; Xie, Y.; Hou, B.; Chen, W.-W.; Zhang, J.-C.; Hao, Y. Improved Interface and Transport Properties of AlGaN/GaN MIS-HEMTs with PEALD-Grown AlN Gate Dielectric. *IEEE Trans. Electron. Devices* **2015**, *62*, 512–518. [\[CrossRef\]](https://doi.org/10.1109/ted.2014.2377781)
- <span id="page-6-6"></span>9. Freedsman, J.J.; Kubo, T.; Egawa, T. High Drain Current Density E-Mode Al2O3/AlGaN/GaN MOS-HEMT on Si With Enhanced Power Device Figure-of-Merit (4 × 10<sup>8</sup> V <sup>2</sup> Ω−<sup>1</sup> cm−<sup>2</sup> ). *IEEE Trans. Electron. Devices* **2013**, *60*, 3079–3083. [\[CrossRef\]](https://doi.org/10.1109/TED.2013.2276437)
- 10. Huang, S.; Yang, S.; Roberts, J.; Chen, K.J. Threshold Voltage Instability in Al<sub>2</sub>O<sub>3</sub>/GaN/AlGaN/GaN Metal-Insulator-Semiconductor High-Electron Mobility Transistors. *Jpn. J. Appl. Phys.* **2011**, *50*, 110202. [\[CrossRef\]](https://doi.org/10.1143/JJAP.50.110202)
- <span id="page-6-7"></span>11. Ye, P.D.; Yang, B.; Ng, K.K.; Bude, J.; Wilk, G.D.; Halder, S.; Hwang, J.C.M. GaN metal-oxide-semiconductor high-electronmobility-transistor with atomic layer deposited Al2O<sup>3</sup> as gate dielectric. *Appl. Phys. Lett.* **2005**, *86*, 063501. [\[CrossRef\]](https://doi.org/10.1063/1.1861122)
- <span id="page-6-8"></span>12. Kubo, T.; Freedsman, J.J.; Iwata, Y.; Egawa, T. Electrical properties of GaN-based metal-insulator-semiconductor structures with Al2O<sup>3</sup> deposited by atomic layer deposition using water and ozone as the oxygen precursors. *Semicond. Sci. Technol.* **2014**, *29*, 045004. [\[CrossRef\]](https://doi.org/10.1088/0268-1242/29/4/045004)
- <span id="page-6-9"></span>13. Kang, M.-J.; Eom, S.-K.; Kim, H.-S.; Lee, C.-H.; Cha, H.-Y.; Seo, K.-S. Normally-off recessed-gate AlGaN/GaN MOS-HFETs with plasma enhanced atomic layer deposited AlOxNy gate insulator. *Semicond. Sci. Technol.* **2019**, *34*, 055018. [\[CrossRef\]](https://doi.org/10.1088/1361-6641/ab10f1)
- <span id="page-6-10"></span>14. Liu, C.; Wang, H.X.; Yang, S.; Lu, Y.Y.; Liu, S.H.; Tang, Z.K.; Jiang, Q.M.; Huang, S.; Chen, K.J. Normally-off GaN MIS-HEMT with Improved Thermal Stability in DC and Dynamic Performance. In Proceedings of the 27th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Hong Kong, China, 10–14 May 2015; pp. 213–216.
- <span id="page-6-11"></span>15. Lagger, P.; Ostermaier, C.; Pobegen, G.; Pogany, D. Towards Understanding the Origin of Threshold Voltage Instability of AlGaN/GaN MIS-HEMTs. In Proceedings of the IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 10–13 December 2012.
- <span id="page-6-12"></span>16. Tokuda, H.; Asubar, J.T.; Kuzuhara, M. AlGaN/GaN metal-insulator-semiconductor high-electron mobility transistors with high on/off current ratio of over  $5 \times 10^{10}$  achieved by ozone pretreatment and using ozone oxidant for Al<sub>2</sub>O<sub>3</sub> gate insulator. *Jpn. J. Appl. Phys.* **2016**, *55*, 120305. [\[CrossRef\]](https://doi.org/10.7567/JJAP.55.120305)
- <span id="page-6-13"></span>17. Shibata, T.; Uenuma, M.; Yamada, T.; Yoshitsugu, K.; Higashi, M.; Nishimura, K.; Uraoka, Y. Effects of carbon impurity in ALD-Al2O<sup>3</sup> film on HAXPES spectrum and electrical properties of Al2O3/AlGaN/GaN MIS structure. *Jpn. J. Appl. Phys.* **2022**, *61*, 065502. [\[CrossRef\]](https://doi.org/10.35848/1347-4065/ac646d)
- <span id="page-6-14"></span>18. Schiliro, E.; Fiorenza, P.; Greco, G.; Monforte, F.; Condorelli, G.G.; Roccaforte, F.; Giannazzo, F.; Lo Nigro, R. Early Growth Stages of Aluminum Oxide (Al<sub>2</sub>O<sub>3</sub>) Insulating Layers by Thermal- and Plasma-Enhanced Atomic Layer Deposition on AlGaN/GaN Heterostructures. *ACS Appl. Electron. Mater.* **2022**, *4*, 406–415. [\[CrossRef\]](https://doi.org/10.1021/acsaelm.1c01059)
- <span id="page-7-0"></span>19. Jinesh, K.B.; van Hemmen, J.L.; van de Sanden, M.C.M.; Roozeboom, F.; Klootwijk, J.H.; Besling, W.F.A.; Kessels, W.M.M. Dielectric Properties of Thermal and Plasma-Assisted Atomic Layer Deposited Al2O<sup>3</sup> Thin Films. *J. Electrochem. Soc.* **2011**, *158*, G21–G26. [\[CrossRef\]](https://doi.org/10.1149/1.3517430)
- <span id="page-7-1"></span>20. Wang, H.-C.; Hsieh, T.-E.; Lin, Y.-C.; Luc, Q.H.; Liu, S.-C.; Wu, C.-H.; Dee, C.F.; Majlis, B.Y.; Chang, E.Y. AlGaN/GaN MIS-HEMTs With High Quality ALD-Al<sub>2</sub>O<sub>3</sub> Gate Dielectric Using Water and Remote Oxygen Plasma as Oxidants. *IEEE J. Electron. Devices Soc.* **2018**, *6*, 110–115. [\[CrossRef\]](https://doi.org/10.1109/JEDS.2017.2779172)
- <span id="page-7-2"></span>21. Tajima, M.; Kotani, J.; Hashizume, T. Effects of Surface Oxidation of AlGaN on DC Characteristics of AlGaN/GaN High-Electron-Mobility Transistors. *Jpn. J. Appl. Phys.* **2009**, *48*, 020203. [\[CrossRef\]](https://doi.org/10.1143/JJAP.48.020203)
- <span id="page-7-3"></span>22. Wang, Q.; Pan, M.; Zhang, P.; Wang, L.; Yang, Y.; Xie, X.; Huang, H.; Hu, X.; Xu, M. O<sub>2</sub> Plasma Alternately Treated ALD-Al<sub>2</sub>O<sub>3</sub> as Gate Dielectric for High Performance AlGaN/GaN MIS-HEMTs. *IEEE Access* **2024**, *12*, 16089–16094. [\[CrossRef\]](https://doi.org/10.1109/ACCESS.2023.3347810)
- <span id="page-7-4"></span>23. Ozaki, S.; Ohki, T.; Kanamura, M.; Okamoto, N.; Kikkawa, T. Effect of Atomic-Layer-Deposition Method on Threshold Voltage Shift in AlGaN/GaN Metal-Insulator-Semiconductor High Electron Mobility Transistors. *Jpn. J. Appl. Phys.* **2013**, *52*, 11NG04. [\[CrossRef\]](https://doi.org/10.7567/JJAP.52.11NG04)
- <span id="page-7-5"></span>24. Guo, H.; Shao, P.; Zeng, C.; Bai, H.; Wang, R.; Pan, D.; Chen, P.; Chen, D.; Lu, H.; Zhang, R.; et al. Improved LPCVD-SiNx/AlGaN/GaN MIS-HEMTs by using in-situ MOCVD-SiNx as an interface sacrificial layer. *Appl. Surf. Sci.* **2022**, *590*, 153086. [\[CrossRef\]](https://doi.org/10.1016/j.apsusc.2022.153086)
- <span id="page-7-6"></span>25. Hori, Y.; Mizue, C.; Hashizume, T. Process Conditions for Improvement of Electrical Properties of Al<sub>2</sub>O<sub>3</sub>/n-GaN Structures Prepared by Atomic Layer Deposition. *Jpn. J. Appl. Phys.* **2010**, *49*, 080201. [\[CrossRef\]](https://doi.org/10.1143/JJAP.49.080201)
- <span id="page-7-7"></span>26. Hua, M.Y.; Liu, C.; Yang, S.; Liu, S.H.; Fu, K.; Dong, Z.H.; Cai, Y.; Zhang, B.S.; Chen, K.J. Characterization of Leakage and Reliability of SiNx Gate Dielectric by Low-Pressure Chemical Vapor Deposition for GaN-based MIS-HEMTs. *IEEE Trans. Electron. Devices* **2015**, *62*, 3215–3222. [\[CrossRef\]](https://doi.org/10.1109/TED.2015.2469716)
- <span id="page-7-8"></span>27. Zhang, Z.L.; Yu, G.H.; Zhang, X.D.; Deng, X.G.; Li, S.M.; Fan, Y.M.; Sun, S.C.; Song, L.; Tan, S.X.; Wu, D.D.; et al. Studies on High-Voltage GaN-on-Si MIS-HEMTs Using LPCVD Si3N<sup>4</sup> as Gate Dielectric and Passivation Layer. *IEEE Trans. Electron. Devices* **2016**, *63*, 731–738. [\[CrossRef\]](https://doi.org/10.1109/TED.2015.2510445)
- <span id="page-7-9"></span>28. Wu, T.L.; Marcon, D.; Zahid, M.B.; Van Hove, M.; Decoutere, S.; Groeseneken, G. Comprehensive Investigation of On-State Stress on D-Mode AlGaN/GaN MIS-HEMTs. In Proceedings of the IEEE International Reliability Physics Symposium (IRPS), Anaheim, CA, USA, 14–18 April 2013.
- <span id="page-7-10"></span>29. Bisi, D.; Chan, S.H.; Tahhan, M.; Koksaldi, O.S.; Keller, S.; Meneghini, M.; Meneghesso, G.; Zanoni, E.; Mishra, U.K. Quality and Reliability of *in-situ* Al2O<sup>3</sup> MOS capacitors for GaN-based Power Devices. In Proceedings of the 28th International Symposium on Power Semiconductor Devices and ICs (ISPSD), Prague, Czech Republic, 12–16 June 2016; pp. 119–122.
- <span id="page-7-11"></span>30. Yang, S.; Liu, S.; Liu, C.; Tang, Z.; Lu, Y.; Chen, K.J. Thermally Induced Threshold Voltage Instability of III-Nitride MIS-HEMTs and MOSC-HEMTs: Underlying Mechanisms and Optimization Schemes. In Proceedings of the 60th Annual IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 15–17 December 2014.
- <span id="page-7-12"></span>31. Husna, F.; Lachab, M.; Sultana, M.; Adivarahan, V.; Fareed, Q.; Khan, A. High-Temperature Performance of AlGaN/GaN MOSHEMT With SiO<sup>2</sup> Gate Insulator Fabricated on Si (111) Substrate. *IEEE Trans. Electron. Devices* **2012**, *59*, 2424–2429. [\[CrossRef\]](https://doi.org/10.1109/TED.2012.2204888)
- <span id="page-7-13"></span>32. Meneghesso, G.; Meneghini, M.; De Santi, C.; Ruzzarin, M.; Zanoni, E. Positive and negative threshold voltage instabilities in GaN-based transistors. *Microelectron. Reliab.* **2018**, *80*, 257–265. [\[CrossRef\]](https://doi.org/10.1016/j.microrel.2017.11.004)

**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.