

# *Article* **A Single-Stage Bimodal Transformerless Inverter with Common-Ground and Buck-Boost Features**

**Dai-Van Vo <sup>1</sup> [,](https://orcid.org/0000-0002-8797-4582) Khai M. Nguyen <sup>2</sup> [,](https://orcid.org/0000-0003-1774-0817) Young-Cheol Lim 1,[\\*](https://orcid.org/0000-0001-7016-3452) and Joon-Ho Choi 1,[\\*](https://orcid.org/0000-0002-0258-1369)**

- <sup>1</sup> Department of Electrical Engineering, Chonnam National University, Gwangju 61186, Republic of Korea<br><sup>2</sup> Eaculty of Electrical and Electronics Engineering. Ho Chi Minh City University of Technology and Educat
- <sup>2</sup> Faculty of Electrical and Electronics Engineering, Ho Chi Minh City University of Technology and Education, Ho Chi Minh City 700000, Vietnam
- **\*** Correspondence: yclim@chonnam.ac.kr (Y.-C.L.); joono@chonnam.ac.kr (J.-H.C.)

**Abstract:** This paper proposes a single-phase, single-stage common-ground inverter with a nonelectrolytic capacitor and buck-boost ability. The proposed single-stage inverter is employed by a boost stage DC-DC converter and bimodal circuit, which makes it satisfactory for PV systems with a wide input voltage range and lower switch voltage stress. The leakage current of the proposed singlestage inverter can effectively suppress because the parasitic capacitor between the PV panel and the ground is shortened. In addition, the proposed single-stage inverter does not include electrolytic capacitors, which reduces the equivalent series resistance of electrolytic capacitors and also the size of the inverter system. The topology, operating principle, and PWM control method of the proposed single-stage inverter are given. The design guidelines of components and comparative studies of the proposed single-stage inverter are provided. A 500 W laboratory prototype of the proposed single-stage inverter is built to verify the correctness of the simulation and theoretical analysis.

**Keywords:** transformerless inverter; single-stage; buck-boost ability; improved control; capacitor size



**Citation:** Vo, D.-V.; Nguyen, K.M.; Lim, Y.-C.; Choi, J.-H. A Single-Stage Bimodal Transformerless Inverter with Common-Ground and Buck-Boost Features. *Electronics* **2023**, *12*, 221. [https://doi.org/10.3390/](https://doi.org/10.3390/electronics12010221) [electronics12010221](https://doi.org/10.3390/electronics12010221)

Academic Editors: Sze Sing Lee, Chee Shen Lim, Yam P. Siwakoti and Max M. Chen

Received: 16 December 2022 Revised: 29 December 2022 Accepted: 30 December 2022 Published: 2 January 2023



**Copyright:** © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/)  $4.0/$ ).

## **1. Introduction**

Nowadays, the issue of energy is becoming a major concern for the speedy development of human society. The over-exploitation of traditional energy sources causes many environmental problems, which significantly affect the development of society. Therefore, a stable and environmentally friendly energy needs to be researched and developed. Renewable energy sources have been widely used in the world; among them, solar energy has many advantages in terms of reserves, environmental protection, and ease of development [\[1](#page-17-0)[–5\]](#page-17-1). As a fundamental component of solar energy production, photovoltaic (PV) inverter has attracted the interest of many scholars. According to the structure of the inverter, PV inverters can be divided into isolated and non-isolated types. Due to the transformer's high impedance characteristic, the common-mode (CM) leakage current in the isolating inverter is effectively blocked. However, transformers have disadvantages such as substantial volume, difficult installation, high price, and even high electromagnetic interference (EMI). Therefore, non-isolated inverters without transformers draw progressive attention [\[6\]](#page-17-2) due to their simple structure, high efficiency, and low price. Single-stage non-isolated inverters are a popular and greatly improved power conversion solution for power conversion efficiency since there is no additional power processing stage and transformer loss. Nevertheless, it also causes problems such as CM leakage current and changing voltage capability [\[7–](#page-17-3)[14\]](#page-18-0).

The high leakage current value will cause the shutdown of the PV system, poor quality of grid current, and personal safety problems [\[15,](#page-18-1)[16\]](#page-18-2), so leakage current elimination is always an important issue of non-isolated PV inverters. Theoretically, the leakage current can be suppressed by changing the control method to decoupling the dc side and the ac side or creating generating constant common-mode voltage, such as the structures proposed in [\[17,](#page-18-3)[18\]](#page-18-4). Also, the mid-point clamping technique clamps the ac output of the

inverter to the mid-point of the dc bus, which is also considered a method to suppress leakage current. However, this method requires more capacitors on the dc busbar side; the value of the capacitor needs to be considered to balance the voltage across the capacitors. Besides the above limitation, this method also leads to the problem of grid-connected current dc injection. Therefore, complex control algorithms are required [\[19](#page-18-5)[–21\]](#page-18-6). The solutions mentioned above can only ensure that the leakage current is as small as possible compared to the allowable standard. Nevertheless, since PV systems are installed outdoors, weather factors such as temperature and humidity cause a change to the grounded parasitic capacitor of the PV array, which can easily cause excessive leakage current and system safety problems [\[18\]](#page-18-4). Another method to improve the leakage current suppression effectively, this method is realized by directly connecting the negative rail of the PV and the grid neutral, which can directly short the parasitic capacitor. Consequently, the leakage current can be eliminated effectively. The virtual dc bus [\[22\]](#page-18-7), flying capacitor [\[23\]](#page-18-8), and charge pump circuit [\[24\]](#page-18-9) inverters have good leakage current suppression, but they can only perform in buck condition. To extend the input voltage range, it is necessary an additional dc-dc converter.

Besides, the half-bridge impedance source inverter introduced in [\[25\]](#page-18-10) uses only two switches but requires two input sources, and there are too many inductors and diodes in this structure. The inverter proposed in [\[26\]](#page-18-11) has buck-boost and suppress leakage currents features with only three switches, but it uses too many magnetic components. The three-switch inverter reported in [\[27\]](#page-18-12) has the same number of switches as the inverter in [\[26\]](#page-18-11) but high voltage stress on components. The single-phase, single-stage buck-boost inverter [\[28,](#page-18-13)[29\]](#page-18-14) is implemented with the common-ground feature. However, five power switches are required, and three of them are operated at high switching frequencies. A flying inverter is proposed in [\[30\]](#page-18-15), using five switches, with two of them operating at high frequency. However, having three devices conduct at the same time reduces efficiency. The structure introduced in [\[31\]](#page-18-16), using six switches and an inductor, can eliminate the leakage current by the common grounding. Nevertheless, two input sources are required. Furthermore, using ac switches easily makes open-circuit and short-circuit problems. The inverter introduced in [\[32\]](#page-18-17) can limit leakage current by active virtual ground but not completely suppress it. In [\[33\]](#page-18-18), the structure uses five switches, of which four are ac switches, four inductors, and four diodes. Moreover, the voltages stress across components is relatively high, so the loss of the inverter is high. In [\[34\]](#page-18-19), a bimodal transformerless inverter (BTI) with a common ground feature is presented. The BTI has a simple structure and achieves high efficiency, but this structure only operates when the output voltage is less than the input voltage. In order to extend the range of the input voltage, a boosting stage needs to be added. However, the conventional two-stage BTI requires a large DC-link capacitor. This paper presents a proposed single-stage BTI, which reduces the DC-link capacitor size and the voltage stress on the components, thereby increasing the system's efficiency.

#### **2. Principle Buck-Boost Bimodal Transformerless Inverter**

#### *2.1. Circuit Description*

Figure [1](#page-2-0) illustrates the circuit structure of the proposed single-stage buck-boost BTI (BB-BTI) with common-ground characteristics. A basic boost dc-dc converter is used to produce the single-polarity rectified sinusoidal voltage in the boost mode, and a BTI circuit is used to produce a sinusoidal voltage in the buck mode. The conventional boost dc-dc converter is built mainly by the power switches *S*1, the diode *D*1, and the inductor *L*1. The BTI includes the power switches  $S_2$ ,  $S_3$ , and  $S_4$ , the capacitor  $C_2$ , and the inductor  $L_2$ .  $L_f$ and *C<sup>f</sup>* filter the voltage ripple of output voltage *vo*.

The operation principles of two-stage and single-stage BB-BTI are different. In a conventional two-stage BB-BTI, the switch *S*<sup>1</sup> always operates at high frequency with the constant duty cycle so that the voltage on the DC-link capacitor is maintained at a set voltage value, which requires that the DC-link voltage is always greater than the output voltage. In addition, maintaining a constant DC-link voltage at high voltage requires a large capacitance value, which increases the DC-link capacitor's size. In a proposed single-stage pacitance value, which increases the DC-link capacitor's size. In a proposed single-stage BB-BTI, the switch  $S_1$  only operates at high frequency when the input voltage is lower than the output voltage, the difference between the duty ratio of switch  $S_1$  in the proposed ainals at an PP. PTI is contact and in conventional two stage PP. PTI is verified. single-stage BB-BTI is constant, and in conventional two-stage BB-BTI is variant. single-stage BB-BTI is constant, and in conventional two-stage BB-BTI is variant. *S*3 *S*2

stant duty cycle so that the voltage on the DC-link capacitor is maintained at a set voltage

<span id="page-2-0"></span>

**Figure 1.** The proposed single-phase BB-BTI. **Figure 1.** The proposed single-phase BB-BTI. *2.2. Operation Principles* 

## **2.2. Operation Principles** Figure 2 illustrates the key waveforms of the PWM strategy and control signals when

<span id="page-2-1"></span>Figure 2 illustrates the key [w](#page-2-1)aveforms of the PWM strategy and control signals when the proposed single-stage BB-BTI operates with an input voltage  $V_{in}$  lower than the utility sine wave  $v_o$ , where  $V_o$  is the magnitude of the voltage  $v_o$ ,  $V_{in}$  depicts the input voltage,  $V_{C1}$  is the voltage across capacitor  $C_1$ , and  $v_{ab}$  is the inverter output voltage. In Figure [2a](#page-2-1),  $v_{C_1}$  is the voltage across capacitor  $C_1$ , and  $v_{ab}$  is the inverter output voltage. In Figure 2a, the voltage across capacitor  $C_1$  is a straight line. In Figure [2b](#page-2-1), the voltage of capacitor  $C_1$  is equal to the input voltage  $V_{in}$  and only varies between  $\theta_1$  and  $\theta_2$ .



Figure 2. PWM control method for (a) conventional two-stage BB-BTI and (b) the proposed singlestage BB-BTI. stage BB-BTI.

Besides, the states of *S*<sup>1</sup> and *S*<sup>2</sup> in Figure [2a](#page-2-1) change in the full cycle, while the state of *S*<sub>1</sub> in Figure [2b](#page-2-1) changes only from  $θ$ <sub>1</sub> to  $θ$ <sub>2</sub>, and *S*<sub>2</sub> is kept ON from  $θ$ <sub>1</sub> to  $θ$ <sub>2</sub>. The state of *S*<sub>4</sub> in Figure [2a](#page-2-1) change from 0 to  $\pi$ , while the state of  $S_4$  in Figure [2b](#page-2-1) is kept OFF from  $\theta_1$  to  $\theta_2$ . *θ*2.

The operating modes of the proposed single-stage BB-BTI can be divided into three modes, which include boost, buck, and buck-boost modes. The operating states of the proposed single-stage BB-BTI are shown in Figure [3.](#page-3-0)

<span id="page-3-0"></span>



$$
(\boldsymbol{b})
$$



(**d**)

Figure 3. Circuit states of the proposed single-stage BB-BTI. (a) State 1 of boost mode, (b) State 2 boost mode, and state 1 of buck mode, (**c**) State 1 of buck-boost mode, (**d**) State 2 of buck and buck-of boost mode, and state 1 of buck mode, (**c**) State 1 of buck-boost mode, (**d**) State 2 of buck and boost modes. buck-boost modes.

#### *Boost mode*  $(\theta_1 - \theta_2)$ :

The states in boost mode are shown in Figure [3a](#page-3-0),b. In this mode, the inductor is stored energy by the high-frequency operation of switch  $S_1$ . The switches  $S_2$  and  $S_3$  are ON, and switch  $S_4$  is OFF. As can be seen in Figure [2b](#page-2-1), the voltages across capacitor  $C_1$  have a curve shape, which has a peak value equal to the peak of the voltage *v*o. The inductor *L*<sup>2</sup> current and capacitor C<sub>2</sub> voltage are zero.

#### *State 1 (Figure [3a](#page-3-0)):*

The switch  $S_1$  is ON. The diode  $D_1$  is reverse-biased. The inductor  $L_1$  is stored energy from the voltage  $V_{in}$ , and the current  $i_{L1}$  increases. The switches  $S_2$  and  $S_3$  are ON, and switch  $S_4$  is OFF. The capacitor  $C_1$  transferred energy to the load through switches  $S_2$  and *S*3, and *L<sup>f</sup>* . The equations in this state can be written as:

$$
\begin{cases}\nL_1 \frac{di_{11}}{dt} = V_{in} \\
L_2 \frac{di_{12}}{dt} = -v_{C2} \\
L_f \frac{di_{1f}}{dt} = v_{C1} - v_o\n\end{cases}
$$
\n(1)

$$
\begin{cases}\nC_1 \frac{dv_{C1}}{dt} = -i_{Lf} \\
C_2 \frac{dv_{C2}}{dt} = i_{L2} \\
C_f \frac{dv_{Cf}}{dt} = i_{Lf} - i_o\n\end{cases}
$$
\n(2)

*State 2 (Figure [3b](#page-3-0)):*

The switches *S*<sup>1</sup> and *S*<sup>4</sup> are OFF. Inductor *L*<sup>1</sup> and source connected in series. The diode *D*<sup>1</sup> is forward-biased. The capacitor *C*<sup>1</sup> and output load are supplied from inductor *L*<sup>1</sup> and the input source. The voltage across the capacitor  $C_1$  is higher than the source voltage because of the additional voltage from the inductor  $L_1$ , the current  $i_{L1}$  decreases. The related equations are as follows:

$$
\begin{cases}\nL_1 \frac{di_{L1}}{dt} = V_{in} - v_{C1} \\
L_2 \frac{di_{L2}}{dt} = -v_{C2} \\
L_f \frac{di_{Lf}}{dt} = v_{C1} - v_o\n\end{cases}
$$
\n(3)

$$
\begin{cases}\nC_1 \frac{dv_{C1}}{dt} = i_{in} - i_{Lf} \\
C_2 \frac{dv_{C2}}{dt} = i_{L2} \\
C_f \frac{dv_{Cf}}{dt} = i_{Lf} - i_o\n\end{cases}
$$
\n(4)

By considering the volt-second balance of inductors.  $v_{C1}$ ,  $v_{C2}$  is calculated as follows:

$$
\begin{cases} v_{C1} = \frac{V_{in}}{1 - d_{Bo}} \\ v_{C2} = 0 \end{cases} \tag{5}
$$

The output voltage in this mode is given as follows:

$$
v_o = \frac{V_{in}}{1 - d_{Bo}}
$$
\n<sup>(6)</sup>

where *dBo* denotes the duty cycle of switch *S*1.

## *Buck mode* (0– $\theta_1$  *and*  $\theta_2$ – $\pi$ ):

The states in Buck mode are shown in Figure [3b](#page-3-0),d. The diode  $D_1$  is forward-biased, and the switch  $S_1$  is completely OFF. The voltages on  $C_1$  are equal to the input voltage. Both  $S_2$  and  $S_4$  operate at high-frequency. The current  $i_{L2}$  and voltage  $v_{C2}$  are zero.

#### *State 1 (Figure [3b](#page-3-0)):*

In this case, the states of the switches are the same as state 2 in boost mode. However, the voltage of  $C_1$  is equal to voltage  $V_{in}$ , and the voltage of  $L_1$  is close to zero because switch *S*<sup>1</sup> is OFF and the ripple voltage of *C*<sup>1</sup> is small. The energy from the source is transferred to the output load. Switch  $S_4$  is OFF, and the voltages on capacitor  $C_2$  and inductor  $L_2$  are zero. The equations in this state are similar to Equations (3) and (4).

## *State 2 (Figure [3d](#page-3-0)):*

In this state, switches *S*<sup>1</sup> and *S*<sup>2</sup> are OFF and switches *S*<sup>3</sup> and *S*<sup>4</sup> are ON. The voltage on capacitor  $C_1$  is maintained at the input voltage through inductor  $L_1$  and diode  $D_1$ , and the inverter output voltage is zero  $(v_{ab} = 0)$ . The equations in this state can be derived as

$$
\begin{cases}\nL_1 \frac{di_{L1}}{dt} = V_{in} - v_{C1} \\
L_2 \frac{di_{L2}}{dt} = -v_{C2} \\
L_f \frac{di_{Lf}}{dt} = -v_{C2} - v_o\n\end{cases} (7)
$$

$$
\begin{cases}\nC_1 \frac{d v_{C1}}{dt} = i_{in} \\
C_2 \frac{d v_{C2}}{dt} = i_{L2} + i_{Lf} \\
C_f \frac{d v_{Cf}}{dt} = i_{Lf} - i_o\n\end{cases}
$$
\n(8)

By applying the volt-second balance on inductors *L*1, *L*2, one can obtain,

$$
\begin{cases}\nv_{C1} = V_{in} \\
v_{C2} = 0\n\end{cases} \tag{9}
$$

The output voltage in this mode is given as follows:

$$
v_o = d_{Bu} V_{in} \tag{10}
$$

where  $d_{Bu}$  is the duty cycle of switch  $S_2$  in the positive half cycle.

#### *Buck-Boost mode*  $(π–2π)$ :

In Figure [3c](#page-3-0),d, the states in buck-boost mode are shown. In this mode, the diode *D*<sup>1</sup> is forward-biased, switch *S*<sup>1</sup> is completely OFF, while switch *S*<sup>4</sup> is completely ON. The voltages on *C*<sup>1</sup> are equal to the input voltage. Both switches, *S*<sup>2</sup> and *S*3, operate at high-frequency. The capacitor  $C_2$  is charged by the energy from inductor  $L_2$ . The voltage of  $C_2$  is equal to the voltage  $v_o$ .

## *State 1 (Figure [3c](#page-3-0)):*

Switches  $S_1$  and  $S_3$  are OFF and switches  $S_2$  and  $S_4$  are ON. The diode  $D_1$  is forwardbiased, and the voltage of the capacitor *C*<sup>1</sup> is equal to the input voltage. The inductor *L*<sup>2</sup> is stored energy from the source and capacitor  $C_1$ . The capacitor  $C_2$  discharges energy to the output load. The current through inductor *L*<sup>2</sup> increases linearly. The differential equations are obtained as

$$
\begin{cases}\nL_1 \frac{di_{L1}}{dt} = V_{in} - v_{C1} \\
L_2 \frac{di_{L2}}{dt} = v_{C1} \\
L_f \frac{di_{Lf}}{dt} = -v_{C2} - v_o\n\end{cases}
$$
\n(11)

$$
\begin{cases}\nC_1 \frac{dv_{C1}}{dt} = i_{in} - i_{L2} \\
C_2 \frac{dv_{C2}}{dt} = i_{Lf} \\
C_f \frac{dv_{Cf}}{dt} = i_{Lf} - i_o\n\end{cases}
$$
\n(12)

*State 2 (Figure [3d](#page-3-0)):*

This state is similar to state 2 in buck mode. However, in this state, the energy of the inductor  $L_2$  is non-zero. The inductor  $L_2$  supplies energy to the capacitor  $C_2$  and the output load. The current  $i_{L2}$  decreases linearly. The differential equations are obtained as

$$
\begin{cases}\nL_1 \frac{di_{L1}}{dt} = V_{in} - v_{C1} \\
L_2 \frac{di_{L2}}{dt} = -v_{C2} \\
L_f \frac{di_{Lf}}{dt} = -v_{C2} - v_o\n\end{cases}
$$
\n(13)

$$
\begin{cases}\nC_1 \frac{dv_{C1}}{dt} = i_{in} \\
C_2 \frac{dv_{C2}}{dt} = i_{L2} + i_{Lf} \\
C_f \frac{dv_{Cf}}{dt} = i_{Lf} - i_o\n\end{cases}
$$
\n(14)

By applying the volt-second balance on inductors *L*<sup>1</sup> and *L*2. The equations of this mode are derived as follows:  $\int$ 

$$
v_{C1} = V_{in}
$$
  
\n
$$
v_{C2} = V_o
$$
\n(15)

The output voltage is given as follows:

$$
v_o = \frac{d_{BB}V_{in}}{d_{BB} - 1} \tag{16}
$$

where  $d_{BB}$  is the duty cycle of switch  $S_2$  in the negative half cycle.

The output voltage and the modulation index (*M*) of the proposed single-stage BTI are supposed to be

$$
v_o = V_o \sin \theta \tag{17}
$$

$$
M = \frac{V_o}{V_{in}}\tag{18}
$$

As visualized in Figure [4](#page-7-0)**.** The resulting duty cycles of the proposed single-stage BTI are calculated based on (18) as

$$
d_{Bo} = \begin{cases} 0, & 0 < \theta \le \theta_1 \text{ and } \theta_2 < \theta \le 2\pi \\ & 1 - \frac{1}{M \sin \theta}, \theta_1 < \theta \le \theta_2 \end{cases} \tag{19}
$$

$$
d_{Bu} = \begin{cases} M\sin\theta, & 0 < \theta \le \theta_1 \text{ and } \theta_2 < \theta \le \pi \\ & 1, \theta_1 < \theta \le \theta_2 \\ & 0, \pi < \theta \le 2\pi \end{cases} \tag{20}
$$

$$
d_{BB} = \begin{cases} 0, & 0 < \theta \le \pi \\ \frac{M \sin \theta}{M \sin \theta - 1}, & \pi < \theta \le 2\pi \end{cases} \tag{21}
$$

The transition angles from boost mode to buck mode are given by

$$
\begin{cases}\n\theta_1 = \sin^{-1}\left(\frac{1}{M}\right) \\
\theta_2 = \pi - \sin^{-1}\left(\frac{1}{M}\right)'\n\end{cases}
$$
\n(22)

From (19)–(21), the maximum values of the duty cycles can be calculated as follows:

$$
D_{Bo.max} = \begin{cases} \frac{M-1}{M}, & M > 1\\ 0, & M \le 1 \end{cases}
$$
 (23)

$$
D_{Bu.max} = \begin{cases} 1, \ M \ge 1 \\ M, \ M < 1 \end{cases} \tag{24}
$$

$$
D_{BB.max} = \frac{M}{M+1} \tag{25}
$$

Figure [4](#page-7-0) shows the  $d_{Bo}$ ,  $d_{Bu}$ , and  $d_{BB}$  of BB-BTI for a peak output voltage of 156 V and an input voltage of  $V_{in}$  of 80 V. For  $v_o > V_{in}$ ,  $d_{Bo}$  varies from 0 at  $v_o = 80$  V to 0.487 at  $v_0 = 156$  V. For  $v_0 < V_{in}$ ,  $d_{Bu}$  varies from 0 at  $v_0 = 0$  V to 1 at  $v_0 = 80$  V, and for  $v_0 < 0$ ,  $d_{BB}$ varies from 0 at  $v_0 = -156$  V to 0.66 at  $v_0 = -156$  V.

<span id="page-7-0"></span>

**Figure 4**. Variation of the duty cycles with the output voltage of the proposed single-**Figure 4.** Variation of the duty cycles with the output voltage of the proposed single-stage BB-BTI.

## 3. Component Selection

**3. Component Selection**  *3.1. Inductor*

*3.1. Inductor*  Regarding (2), (4), (8), (12), and (14), the inductor currents, *iL*<sup>1</sup> and *iL*2, can be expressed as:

$$
i_{L1} = \begin{cases} i_0 d_{Bu}, 0 < \theta \le \theta_1 \text{ and } \theta_2 < \theta \le \pi \\ \frac{i_0}{1 - d_{Bo}}, \theta_1 < \theta \le \theta_2 \\ \frac{i_0 d_{BB}}{d_{BB} - 1}, \ \pi < \theta \le 2\pi \end{cases}
$$
(26)

$$
i_{L2} = \begin{cases} i_o(d_{Bu} - 1), 0 < \theta \le \theta_1 \text{ and } \theta_2 < \theta \le \pi \\ 0, \theta_1 < \theta \le \theta_2 \\ \frac{i_o}{d_{BB} - 1}, \pi < \theta \le 2\pi \end{cases}
$$
(27)

 $(26)$ , and  $(27)$ , the current of the indu According to (20), (21), (26), and (27), the current of the inductors, *L*<sub>1</sub> and *L*<sub>2</sub>, are given<br>llows: as follows:

$$
i_{L1} = I_o M \sin^2 \theta \tag{28}
$$

$$
i_{L2} = \begin{cases} I_0 M \sin^2 \theta - I_0 \sin \theta, 0 < \theta \le \theta_1 \text{ and } \theta_2 < \theta \le 2\pi \\ 0, \ \theta_1 < \theta \le \theta_2 \end{cases} \tag{29}
$$

The high-frequency inductor current ripple can be considered as follows:

$$
\Delta i_{L1} = \frac{V_{in} d_{Bo}}{L_1 f_s} \tag{30}
$$

$$
\Delta i_{L2} = \frac{V_{in} d_{BB}}{L_2 f_s} \tag{31}
$$

By replacing (19) and (21) with (30) and (31), we can also write

$$
\Delta i_{L1} = \frac{(M-1)V_{in}}{ML_1 f_s}
$$
\n(32)

$$
\Delta i_{L2} = \frac{MV_{in}}{(M+1)L_2 f_s}
$$
 (33)

The final value of  $L_1$ , and  $L_2$  are designed as:

$$
L_1 = \frac{(M-1)V_{in}}{Mf_s\Delta i_{L1}}
$$
\n(34)

$$
L_2 = \frac{MV_{in}}{(M+1)f_s\Delta i_{L2}}\tag{35}
$$

## *3.2. Capacitor*

Using (5), (9), and (15), the voltage of capacitors  $C_1$  and  $C_2$  can be derived

$$
v_{C1} = \begin{cases} V_{in}, 0 < \theta \le \theta_1 \text{ and } \theta_2 < \theta \le 2\pi \\ v_o, \theta_1 < \theta \le \theta_2 \end{cases} \tag{36}
$$

$$
v_{C2} = \begin{cases} 0, & 0 < \theta \le \pi \\ v_o, & \pi < \theta \le 2\pi \end{cases}
$$
 (37)

The ripple voltage of the capacitors  $C_1$  and  $C_2$  can be written as:

$$
\Delta v_{C1} = \begin{cases} \frac{i_o d_{Bo}}{C_1 f_s}, v_o > 0\\ \frac{i_o d_{BB}}{C_1 f_s}, v_o < 0 \end{cases}
$$
(38)

$$
\Delta v_{C2} = \frac{i_o d_{BB}}{C_2 f_s} \tag{39}
$$

Maximum values of  $\Delta v_{C1}$  and  $\Delta v_{C2}$  are achieved when  $d_{BB} = D_{BB,max}$  ( $\theta = 3\pi/2$ ). The capacitance of the capacitors can be expressed as:

$$
\Delta v_{C1} = \frac{M I_o}{(M+1)C_1 f_s}
$$
\n(40)

$$
\Delta v_{C2} = \frac{M I_o}{(M+1)C_2 f_s}
$$
\n(41)

The value of the capacitors  $C_1$  and  $C_2$  can be expressed as

$$
C_1 = \frac{M I_o}{(M+1)\Delta v_{C1} f_s} \tag{42}
$$

$$
C_2 = \frac{M I_o}{(M+1)\Delta v_{C2} f_s} \tag{43}
$$

## *3.3. Switches and Diode*

The drain-source voltages of switches are given as follows:

$$
\begin{cases}\n V_{S1} = V_{S4} = V_{D1} = V_o \\
 V_{S2} = V_{S3} = V_{in} + V_o\n\end{cases}
$$
\n(44)

The currents of switches are given as

$$
\begin{cases}\nI_{S1} = I_{D1} = MI_o \\
I_{S2} = I_{S3} = (M+1)I_o \\
I_{S4} = (M+2)I_o\n\end{cases}
$$
\n(45)

## **4. Comparison**

#### *4.1. Comparison with the Two-Stage Bimodal Inverter*

Table [1](#page-9-0) demonstrates the comparison between the conventional two-stage BB-BTI and the proposed single-stage BB-BTI. The proposed single-stage BB-BTI requires three small capacitors, while the conventional two-stage BB-BTI needs two small and one bulky capacitor. For a better comparison, the voltage stress for switches and capacitors is calculated. The specific results for *M* = 1.95 for conventional two-stage BB-BTI and proposed single-stage BB-BTI are shown in Table [2.](#page-9-1) From Table [2,](#page-9-1) the maximum voltage stress on switches of conventional two-stage BB-BTI equal 2.16*Vo*, while this stress is limited to 1.51*Vo* for the proposed single-stage BB-BTI. In addition, the voltage stress across capacitors of the conventional two-stage BB-BTI reaches to 1.16*Vo*, while this stress in the proposed single-stage BB-BTI is limited to *Vo*. Therefore, the proposed single-stage BB-BTI can be implemented with switches and capacitors of significantly lower voltage. Consequently, the costs are decreased in the proposed single-stage BB-BTI compared to the conventional two-stage BB-BTI.



<span id="page-9-0"></span>**Table 1.** Comparison of conventional two-stage BB-BTI with the proposed single-stage BB BTI.

<span id="page-9-1"></span>**Table 2.** Comparison of conventional two-stage BB-BTI with the proposed single-stage BB-BTI with the same modulation index.



#### *4.2. Comparison with Other Buck-Boost Common-Ground Inverters*

To show the potential of the proposed single-stage BB-BTI, a comparison with other inverters has been summarized in Table [3.](#page-10-0) Comparison criteria such as the number of diodes, switches, capacitors, inductors, the total number of devices, voltage stress across diodes and switches, total standing voltage (TSV) [\[35\]](#page-18-20) and the presented efficiency. The common-ground-type transformerless inverter in [\[23\]](#page-18-8) has the least total number of devices, and the number of switches and diodes is equal to the proposed single-stage BB-BTI. However, this topology requires an input voltage greater than the output voltage. Besides, a large value capacitor is required to generate a voltage in the negative half of the output, which is also a disadvantage.

Topology	$[23]$	$\left[30\right]$	$\left[31\right]$	$[32]$	$[33]$	$[29]$	Proposed <b>BB-BTI</b>
Diodes	$\mathbf{1}$	$\overline{2}$	$\mathbf{0}$	0	$\overline{4}$	3	
Switches	$\overline{4}$	5	6	8	5	5	$\overline{4}$
Capacitors	$\overline{2}$		3		$\overline{2}$	$\overline{2}$	3
Inductors		2	$\mathbf{1}$	2	4	3	3
<b>Total Devices</b>	8	10	10	11	15	13	11
Diodes stress	$D_1: V_{in}$	$D_1: V_{in} + V_o$ $D_2: V_{\alpha}$			$D_1 - D_4$ : $V_{in} + V_o$	$D_1: V_o$ $D_2$ : $V_{in}$ + $V_o$ $D_3: V_o - V_m$	$D_1: V_o$
Switches stress	$S_1 - S_4$ : $V_{in}$	$S_1: V_{in} + V_o$ $S_2-S_5: V_0$	$S_1, S_2: V_{in}$ $S_3-S_6$ : $V_{in} + V_o$	$S_1 - S_4$ : $V_{in} + V_o$ $S_5-S_8$ : $V_0$	$S_1 - S_5$ : $V_{in} + V_o$	$S_1, S_2: V_{in} + V_o$ $S_3 - S_5 : V_0$	$S_1, S_4: V_0$ $S_2, S_3: V_{in} + V_0$
<b>TSV</b>	$4V_{in}$	$1V_{in} + 5V_{o}$	$6V_{in} + 4V_{o}$	$4V_{in} + 8V_{o}$	$5V_{in} + 5V_{o}$	$2V_{in} + 5V_{o}$	$2V_{in} + 4V_{o}$
PresentedEfficiency	99.2% @1kW		95.9% @0.4kW	95.7% @0.8kW	96.74% @0.4kW	97.1% @0.45kW	96.5% @0.5kW

<span id="page-10-0"></span>**Table 3.** Comparison between the proposed single-stage BB-BTI and other common-ground transformerless inverters.

The inverters presented in [\[30](#page-18-15)[,31\]](#page-18-16) have the same total number of devices; the topology presented in [\[30\]](#page-18-15) uses one more diode and one switch than the proposed single-stage BB-BTI. The single-stage bidirectional buck-boost inverters in [\[31\]](#page-18-16) use only an inductor and do not use diodes, but two input sources or two large capacitors are required. In [\[32\]](#page-18-17), the topology uses the most number of switches, there are four switches with voltage stress reaches  $(V_{in} + V_o)$ , and two inductors are used. However, the leakage current is not completely eliminated. The topology presented in [\[33\]](#page-18-18) uses the most diodes; the diodes and switches in this structure all have a voltage of  $(V_{in} + V_o)$ , so the inverter loss is high. The topology presented in [\[29\]](#page-18-14) includes two boost and one buck converter. However, this topology uses more than two diodes and one switch, which makes the total components of this topology much more than the proposed single-stage BB-BTI. In addition, the proposed single-stage BB-BTI has a lower TSV and efficiency compared to other studies. Through the comparison required in Table [3,](#page-10-0) the proposed single-stage BB-BTI has shown outstanding advantages such as the low number of components, small capacitors and buck-boost capability.

## **5. Simulation and Experimental Results**

## *5.1. Simulation Results*

Simulations were conducted using PSIM 9.1.1 (Troy, MI, USA) to verify the operation of the proposed single-stage BB-BTI. The parameters for the simulation are  $L_1 = 0.5$  mH, *L*<sub>2</sub> = 0.3 mH, *L*<sub>*f*</sub> = 0.3 mH, *C*<sub>1</sub> = 5 μF, *C*<sub>2</sub> = 5 μF, *C<sub>f</sub>* = 2 μF, and *R* = 24 Ω. The output frequency and switching frequency are set at 50 Hz and 30 kHz, respectively. The forward voltage of diode  $D_1$  is 1 V. The drain-to-source on-resistance of switches  $S_1$  and  $S_4$  are 25.5 m $\Omega$ , and for  $S_2$ ,  $S_3$  are 45 m $\Omega$ .

Figures [5](#page-11-0) and [6](#page-12-0) show the simulation results when  $V_{in}$  = 80 V and  $V_{in}$  = 220 V, respectively. In Figures [5a](#page-11-0) and [6a](#page-12-0), the driving waveform of switches *S*1–*S*<sup>4</sup> is shown. Figures [5b](#page-11-0) and [6b](#page-12-0) show the voltages stress across switches *S*1–*S*4. Figures [5b](#page-11-0) and [6b](#page-12-0) show the current of inductors  $L_1$  and  $L_2$  and the voltage across capacitors  $C_1$  and  $C_2$ . In Figures [5d](#page-11-0) and [6d](#page-12-0), the waveforms in this figures are the voltage of diode  $D_1$ , the inverter output voltage, *vab*, the output voltage, *vo*, and the output current, *io*.

<span id="page-11-0"></span>

Figure 5. Simulation results for the proposed single-stage BB-BTI when  $V_{in}$  = 80 V. (a) Control signals of  $S_1$ ,  $S_2$ ,  $S_3$ , and  $S_4$ . (b) Voltages  $V_{S1}$ ,  $V_{S2}$ ,  $V_{S3}$ , and  $V_{S4}$ . (c) currents  $i_{L1}$ ,  $i_{L2}$ , and voltages  $v_{C1}$ ,  $v_{C2}$ . (**d**) Voltages  $V_{D1}$ ,  $v_{ab}$ , and  $v_o$ , and current  $i_o$ .



<span id="page-12-0"></span>Voltages *VD*<sup>1</sup>, *v*ab, and *vo*, and current *io*.

Figure 6. Simulation results for the proposed single-stage BB-BTI when  $V_{in}$  = 220 V. (a) Control nals of *S*1, *S*2, *S*3, and *S*4. (**b**) Voltages *VS*<sup>1</sup>, *VS*<sup>2</sup>, *VS*<sup>3</sup>, and *VS*<sup>4</sup>. (**c**) currents *iL*<sup>1</sup>, *iL*<sup>2</sup>, and voltages *vC*<sup>1</sup>, *vC*<sup>2</sup>. (**d**) signals of  $S_1$ ,  $S_2$ ,  $S_3$ , and  $S_4$ . (b) Voltages  $V_{S1}$ ,  $V_{S2}$ ,  $V_{S3}$ , and  $V_{S4}$ . (c) currents  $i_{L1}$ ,  $i_{L2}$ , and voltages  $v_{C1}$ ,  $v_{C2}$ . (**d**) Voltages  $V_{D1}$ ,  $v_{\rm ab}$ , and  $v_o$ , and current  $i_o$ .

# *5.2. Experiment Results 5.2. Experiment Results*

To further validate the proposed single-stage BB-BTI analysis and its control, a 500 To further validate the proposed single-stage BB-BTI analysis and its control, a 500 W To further vandale the proposed single stage is  $\frac{1}{n}$  with the components de-concept-proof laboratory prototype is illustrated in Figure [7](#page-13-0) with the components detailed<br> $\therefore$  Figure 7.14 provides in Figure 7.2009.200 in Table [4.](#page-13-1) The control platform is DSP F280049C. Chroma 61604 provides dc power. The<br>. input and output powers are measured by the WT230 Digital Power Meter. The output current harmonics are measured by Fluke 43 B. The load resistance of 25  $\Omega$  (where two resistors of 50  $\Omega$  in parallel) was used as the output load.

<span id="page-13-0"></span>

(**a**)



(**b**)

**Figure 7.** Photo of the laboratory prototype. (**a**) Prototype. (**b**) Measurement setup. **Figure 7.** Photo of the laboratory prototype. (**a**) Prototype. (**b**) Measurement setup.

<span id="page-13-1"></span>As shown in Figure 8, the experimental results with *Vin* = 80 V and the modulation **Table 4.** Parameters for the experiment.



As shown in Figure [8,](#page-15-0) the experimental results with *Vin* = 80 V and the modulation index  $M = 1.95$ . Figure [8a](#page-15-0) indicates the voltage of the diode  $D_1$  and the voltage of the switch *S*1. Figure [8b](#page-15-0) shows the voltage of switches *S*2, *S*3, and *S*4. The peak voltage of *D*1, *S*4, and *S*<sup>1</sup> are about 156 V. The peak voltages of *S*<sup>2</sup> and *S*<sup>3</sup> are about 235 V. Figure [8c](#page-15-0) illustrates the voltage of capacitors  $C_1$  and  $C_2$  and the current through the inductor  $L_1$ . The voltage stress of capacitors is about 155 V. The current through the inductor *L*<sup>1</sup> varies from 0 to 14 A, and the average current of the inductor  $L_1$  is 6.1 A. Figure [8d](#page-15-0) shows the output voltages  $v_{ab}$ ,  $v_o$ , and current through the inductor  $L_2$ . The THD values of the output voltage  $v_o$  are 1.82%. The average current through the inductor *L*<sub>2</sub> is 5.02 A, and the peak current is about 22 A.



(**c**)

**Figure 8.** *Cont*.

<span id="page-15-0"></span>

**Figure 8.** Experimental results with  $V_{in}$  = 80 V. (a) Diode  $D_1$  and switch  $S_1$  voltage. (b) Switches  $S_2$ ,  $S_3$ ,  $S_4$  voltage. (c) Capacitors  $C_1$ ,  $C_2$  voltage, and inductor  $L_1$  current. (d) inverter output voltage  $v_{ab}$ , load voltage *vo*, and inductor *L*2 current. load voltage *vo*, and inductor *L*<sup>2</sup> current. load voltage *vo*, and inductor *L*2 current.

Figure [9](#page-16-0) shows the experimental results with  $V_{in}$  = 220 V, corresponding to the modulation index  $M = 0.71$ . As shown in Figure 9a,b, the voltage stress on  $S_1$  and  $S_4$  is equal to the to the input voltage. The voltage stress on *S*2 and *S*3 is equal to the sum of the input and input voltage. The voltage stress on  $S_2$  and  $S_3$  is equal to the sum of the input and output voltages. Figure [9c](#page-16-0) shows the voltage of capacitors  $C_1$  and  $C_2$  and the current through the inductor  $L_1$ . The average current of the inductor  $L_1$  is 2.35A. As indicated in Figure [9d](#page-16-0), the output voltages  $v_{ab}$ ,  $v_{0}$ , and current through the inductor  $L_2$ . The THD value of the output voltage  $v<sub>o</sub>$  is 1.1%. The average current through the inductor  $L<sub>2</sub>$  is 2.32 A, and the peak current is about 16 A. *o*<sub>2</sub>, the concern the top the material  $\frac{1}{2}$ . The same case of the c



(**a**) (**a**)



**Figure 9.** *Cont*.

<span id="page-16-0"></span>

Figure 9. Experimental results with  $V_{in}$  = 220 V. (a) Diode  $D_1$  and switch  $S_1$  voltage. (b) Switches  $S_2$ ,  $S_3$ ,  $S_4$  voltage. (c) Capacitors  $C_1$ ,  $C_2$  voltage, and inductor  $L_1$  current. (d) inverter output voltage  $v_{ab}$ , load voltage  $v_0$ , and inductor  $L_2$  current.

As indicated in Figure [10,](#page-16-1) the efficiency of the proposed single-stage BB-BTI in case of  $\frac{1}{2}$  in the constant voltage at 80 V and 220 V input voltage at 80 V and 220 V, the output voltage is considered at 110 Vrms. The efficiency results show that the efficiency when the input voltage is 80 V is lower than the input voltage of 220 V. The peak efficiencies are 96% and 96.5% at 80 V and 220 V, respectively.

<span id="page-16-1"></span>

**Figure 10. Figure 10.** Measured experimental efficiency. Measured experimental efficiency.

The distribution of power loss of the proposed single-stage BB-BTI based on the parameters shown in Table [4](#page-13-1) is shown in Figure [11.](#page-17-4)

<span id="page-17-4"></span>

**Figure 11.** Distribution of power loss. **Figure 11.** Distribution of power loss.

rameters shown in Table 4 is shown in Figure 11.

# **6. Conclusions 6. Conclusions**

This paper presented the proposed single-phase, single-stage BB-BTI. The proposed inverter provides common ground and buck-boost capability. Compared with the con-inverter provides common ground and buck-boost capability. Compared with the conventional two-stage BB-BTI, the proposed single-stage BB-BTI has lower voltage stress on the switches and capacitors. Furthermore, the switching operation in the proposed single-stage BB-BTI is significantly less than in conventional two-stage BB-BTI, thereby improving efficiency and reducing filter inductor. The circuit does not contain an electrolytic pacitor, which reduces the volume and improves the life of the inverter. Mathematical capacitor, which reduces the volume and improves the life of the inverter. Mathematical analysis, design consideration, and comparison with existing common-ground single-phase inverters were performed. Finally, the simulation and experimental results were presented to confirm the performance of the proposed single-stage BB-BTI.

**Author Contributions:** D.-V.V. determined topology, original draft preparation, and contributed to **Author Contributions:** D.-V.V. determined topology, original draft preparation, and contributed to validating in simulation and experimental works; K.M.N. contributed to the review and editing; C.L. provided resources and supervision; J.-H.C. provided resources and funding acquisition. All Y.-C.L. provided resources and supervision; J.-H.C. provided resources and funding acquisition. All authors have read and agreed to the published version of the manuscript. authors have read and agreed to the published version of the manuscript.

**Funding:** This research received no external funding. **Funding:** This research received no external funding.

**Institutional Review Board Statement:** Not applicable. **Institutional Review Board Statement:** Not applicable.

**Informed Consent Statement:** Not applicable. **Informed Consent Statement:** Not applicable.

**Data Availability Statement:** Data are contained within the article. **Data Availability Statement:** Data are contained within the article.

**Conflicts of Interest:** The authors declare no conflict of interest.

#### **References**  1. Jo, K.Y.; Duong, T.D.; Choi, J.-H. Emerging technologies in power systems. *Electronics* **2022**, *11*, 1. **References**

- <span id="page-17-0"></span>1. Jo, K.Y.; Duong, T.D.; Choi, J.-H. Emerging technologies in power systems. *Electronics* 2022, 11, 71. [\[CrossRef\]](http://doi.org/10.3390/electronics11010071)
- *106*, 1374–1393. 2. Can, E. The design and experimentation of the new cascaded DC-DC boost converter for renewable energy. *Int. J. Electron.* **2019**, 3. Can, E. A new multi-level inverter with reverse connected dual dc to dc converter at simulation. *Int. J. Model. Simul.* **2022**, *42*, *106*, 1374–1393. [\[CrossRef\]](http://doi.org/10.1080/00207217.2019.1591529)
- 34–46. 3. Can, E. A new multi-level inverter with reverse connected dual dc to dc converter at simulation. *Int. J. Model. Simul.* **2022**, *42*, 34–46. [\[CrossRef\]](http://doi.org/10.1080/02286203.2020.1824451)
- 4. Duong, T.D.; Nguyen, M.K.; Tran, T.T.; Choi, J.H.; Lim, Y.C. Transformerless High Step-Up DC-DC Converters with Switched-Capacitor Network. *Electronics* 2019, 8, 1420. [\[CrossRef\]](http://doi.org/10.3390/electronics8121420)
- <span id="page-17-1"></span>5. Duong, T.D.; Nguyen, M.K.; Nguyen, T.T.; Cha, H.; Lim, Y.C.; Choi, J.H. Switching-Cell Structure Based Generic Five-Level Current Source Inverter. *IEEE Trans. Ind. Electron.* **2022**, 1–10. [\[CrossRef\]](http://doi.org/10.1109/TIE.2022.3194583)
- <span id="page-17-2"></span>6. Alluhaybi, K.; Batarseh, I.; Hu, H. Comprehensive review and comparison of single-phase grid-tied photovoltaic microinverters. *IEEE J. Emerg. Sel. Top. Power Electron.* **2020**, *8*, 1310–1329. [\[CrossRef\]](http://doi.org/10.1109/JESTPE.2019.2900413)
- <span id="page-17-3"></span>7. Li, W.; Gu, Y.; Luo, H.; Cui, W.; He, X.; Xia, C. Topology review and derivation methodology of single-phase transformerless photovoltaic inverters for leakage current suppression. *IEEE Trans. Ind. Electron.* **2015**, *62*, 4537–4551. [\[CrossRef\]](http://doi.org/10.1109/TIE.2015.2399278)
- 8. Duong, T.D.; Nguyen, M.K.; Tran, T.-T.; Vo, D.-V.; Lim, Y.C.; Choi, J.-H. Topology Review of Three Phase Two-Level Transformerless Photovoltaic Inverters for Common-Mode Voltage Reduction. *Energies* **2022**, *15*, 3106. [\[CrossRef\]](http://doi.org/10.3390/en15093106)
- 9. Nguyen, M.K.; Duong, T.D.; Lim, Y.C.; Choi, J.H. High voltage gain quasi-switched boost inverters with low input current ripple. *IEEE Trans. Ind. Inform.* **2019**, *15*, 4857–4866. [\[CrossRef\]](http://doi.org/10.1109/TII.2018.2806933)
- 10. Vo, D.-V.; Nguyen, M.-K.; Do, D.-T.; Choi, Y.-O. A Single-Phase Nine-Level Boost Inverter. *Energies* **2019**, *12*, 394. [\[CrossRef\]](http://doi.org/10.3390/en12030394)
- 11. Tran, T.T.; Nguyen, M.K.; Duong, T.D.; Choi, J.H.; Lim, Y.C.; Zare, F. A Switched-Capacitor Voltage-Doubler Based Boost Inverter for Common-Mode Voltage Reduction. *IEEE Access* **2019**, *7*, 98618–98629. [\[CrossRef\]](http://doi.org/10.1109/ACCESS.2019.2930122)
- 12. Duong, T.D.; Nguyen, M.K.; Tran, T.T.; Lim, Y.C.; Choi, J.H.; Wang, C. Modulation techniques for modified three-phase quasi-switched boost inverter with common-mode voltage reduction. *IEEE Access* **2020**, *7*, 160670–160683. [\[CrossRef\]](http://doi.org/10.1109/ACCESS.2020.3020635)
- 13. Tai, T.T.; Nguyen, M.K.; Duong, T.D.; Lim, Y.C.; Choi, J.H. A switched-capacitor-based six-level inverter. *IEEE Trans. Power Electron.* **2022**, *37*, 4804–4816.
- <span id="page-18-0"></span>14. Liu, C.; Wang, Y.; Cui, J.; Zhi, Y.; Liu, M.; Cai, G. Transformerless photovoltaic inverter based on interleaving high-frequency legs having bidirectional capability. *IEEE Trans. Power Electron.* **2016**, *31*, 1131–1142. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2015.2417901)
- <span id="page-18-1"></span>15. Wang, L.; Shi, Y.; Shi, Y.; Xie, R.; Li, H. Ground leakage current analysis and suppression in a 60-kW 5-Level T-Type transformerless SiC PV inverter. *IEEE Trans. Power Electron.* **2018**, *33*, 1271–1283. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2017.2679488)
- <span id="page-18-2"></span>16. Guo, X. Three-phase CH7 inverter with a new space vector modulation to reduce leakage current for transformerless photovoltaic systems. *IEEE J. Emerg. Sel. Top. Power Electron.* **2017**, *5*, 708–712. [\[CrossRef\]](http://doi.org/10.1109/JESTPE.2017.2662015)
- <span id="page-18-3"></span>17. Yang, B.; Li, W.; Gu, Y.; Cui, W.; He, X. Improved transformerless inverter with common-mode leakage current elimination for a photovoltaic grid-connected power system. *IEEE Trans. Power Electron.* **2012**, *27*, 752–762. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2011.2160359)
- <span id="page-18-4"></span>18. Kerekes, T.; Teodorescu, R.; Rodríguez, P.; Vázquez, G.; Aldabas, E. A new high-efficiency single-phase transformerless PV inverter topology. *IEEE Trans. Ind. Electron.* **2011**, *58*, 184–191. [\[CrossRef\]](http://doi.org/10.1109/TIE.2009.2024092)
- <span id="page-18-5"></span>19. Dong, H.; Xie, X.; Jiang, L.; Jin, Z.; Zhao, X. An electrolytic capacitor-less high power factor LED driver based on a 'one-and-a-half stage' forward-flyback topology. *IEEE Trans. Power Electron.* **2018**, *33*, 1572–1584. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2017.2688382)
- 20. Tian, K.; Wu, B.; Narimani, M.; Xu, D.; Cheng, Z.; Zargari, N.R. A capacitor voltage-balancing method for nested neutral point clamped (NNPC) inverter. *IEEE Trans. Power Electron.* **2016**, *31*, 2575–2583. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2015.2438779)
- <span id="page-18-6"></span>21. Tang, Y.; Yao, W.; Loh, P.C.; Blaabjerg, F. Highly reliable transformerless photovoltaic inverters with leakage current and pulsating power elimination. *IEEE Trans. Ind. Electron.* **2016**, *63*, 1016–1026. [\[CrossRef\]](http://doi.org/10.1109/TIE.2015.2477802)
- <span id="page-18-7"></span>22. Gu, Y.; Li, W.; Zhao, Y.; Yang, B.; Li, C.; He, X. Transformerless inverter with virtual DC bus concept for cost-effective gridconnected PV power systems. *IEEE Trans. Power Electron.* **2013**, *28*, 793–805. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2012.2203612)
- <span id="page-18-8"></span>23. Siwakoti, Y.P.; Blaabjerg, F. Common-Ground-Type Transformerless Inverters for Single-Phase Solar Photovoltaic Systems. *IEEE Trans. Ind. Electron.* **2018**, *65*, 2100–2111. [\[CrossRef\]](http://doi.org/10.1109/TIE.2017.2740821)
- <span id="page-18-9"></span>24. Ardashir, J.F.; Sabahi, M.; Hosseini, S.H.; Blaabjerg, F.; Babaei, E.; Gharehpetian, G.B. A single-phase transformerless inverter with charge pump circuit concept for grid-tied PV applications. *IEEE Trans. Ind. Electron.* **2017**, *64*, 5403–5414. [\[CrossRef\]](http://doi.org/10.1109/TIE.2016.2645162)
- <span id="page-18-10"></span>25. Zhu, X.; Zhang, B.; Qiu, D. A new half-bridge impedance source inverter with high voltage gain. *IEEE Trans. Power Electron.* **2019**, *34*, 3001–3008. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2018.2867165)
- <span id="page-18-11"></span>26. Kim, K.; Cha, H.; Kim, H. A new single-phase switched-coupled-inductor DC–AC inverter for photovoltaic systems. *IEEE Trans. Power Electron.* **2017**, *32*, 5016–5022. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2016.2606489)
- <span id="page-18-12"></span>27. Sarikhani, A.; Takantape, M.M.; Hamzeh, M. A Transformerless Common-Ground Three-Switch Single-Phase Inverter for Photovoltaic Systems. *IEEE Trans. Power Electron.* **2020**, *35*, 8902–8909. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2020.2971430)
- <span id="page-18-13"></span>28. Vo, D.-V.; Nguyen, M.-K.; Duong, T.-D.; Tran, T.-T.; Lim, Y.-C.; Choi, J.-H. A Novel Single-Stage Common-Ground Transformerless Buck–Boost Inverter. *Electronics* **2022**, *11*, 829. [\[CrossRef\]](http://doi.org/10.3390/electronics11050829)
- <span id="page-18-14"></span>29. Yao, Z.; Wang, Z. Single-Stage Doubly Grounded Transformerless PV Grid-Connected Inverter with Boost Function. *IEEE Trans. Power Electron.* **2022**, *37*, 2237–2249. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2021.3105059)
- <span id="page-18-15"></span>30. Karschny, D. Flying Inductor Topology. DE 196 42 522 C1, 23 April 1998.
- <span id="page-18-16"></span>31. Khan, A.A.; Lu, Y.W.; Eberle, W.; Wang, L.; Khan, U.A.; Agamy, M.; Cha, H. Single-Stage Bidirectional Buck–Boost Inverters Using a Single Inductor and Eliminating the Common-Mode Leakage Current. *IEEE Trans. Power Electron.* **2020**, *35*, 1269–1281. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2019.2918349)
- <span id="page-18-17"></span>32. Ho, C.N.M.; Siu, K.K.M. Manitoba Inverter—Single-Phase Single Stage Buck-Boost VSI Topology. *IEEE Trans. Power Electron.* **2019**, *34*, 3445–3456. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2018.2855560)
- <span id="page-18-18"></span>33. Ahmed, H.F.; El Moursi, M.S.; Zahawi, B.; Al Hosani, K. Single-Phase Photovoltaic Inverters with Common-Ground and Wide Buck–Boost Voltage Operation. *IEEE Trans. Ind. Inform.* **2021**, *17*, 8275–8287. [\[CrossRef\]](http://doi.org/10.1109/TII.2021.3066511)
- <span id="page-18-19"></span>34. Liu, Y.; Zhou, Y.; Guo, B.; Wang, H.; Su, M.; Liang, X.; Pan, X. Bimodal Transformerless Inverter with Three Switches. *IEEE Trans. Ind. Electron.* **2022**, *69*, 8972–8983. [\[CrossRef\]](http://doi.org/10.1109/TIE.2021.3114718)
- <span id="page-18-20"></span>35. Gupta, K.K.; Ranjan, A.; Bhatnagar, P.; Sahu, L.K.; Jain, S. Multilevel inverter topologies with reduced device count: A review. *IEEE Trans. Power Electron.* **2016**, *31*, 135–151. [\[CrossRef\]](http://doi.org/10.1109/TPEL.2015.2405012)

**Disclaimer/Publisher's Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.