

## Article

# A Robust LC- $\pi$ Matching Network for 112 Gb/s PAM4 Receiver in 28 nm CMOS

Gengshi Han, Xuqiang Zheng , Hua Xu, Zedong Wang, Zhanhao Wen, Yu He, Bao Chen and Xinyu Liu

Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China

\* Correspondence: zhengxuqiang@ime.ac.cn

**Abstract:** This article presents analysis, design details, and simulation results of an impedance matching network designed for a 112 Gb/s pulse-amplitude-modulation-4 (PAM4) receiver using an LC- $\pi$  structure. We designed the bonding wire as a part of the matching network, which reduced design pressure on the equalizer as there will be no need to compensate the loss of the chip package. To avoid robustness issues caused by the fluctuation of the bonding wire inductance, the matching network is designed to be adjustable by the capacitance on PCB and the terminal resistance. We analyzed the parasitics in the layout and the influence of nearby and dummy metals and obtained reliable simulation results through electromagnetic field simulation. This matching network is designed with a 28 nm CMOS process. Post-layout simulation results show that with bonding wire inductance changing from 150 pH to 250 pH, it can always meet CEI-112G-XSR-PAM4 Extra Short Reach Interface requirements.

**Keywords:** wireline receiver; broadband impedance matching; LC passive filter; bonding wire; robustness

## 1. Introduction

At present, the speed of a high-speed serial interface (SerDes) has developed to 112–224 Gb/s PAM4 [1–6], which requires 28–56 GHz analog bandwidth. The parasitic capacitance at input/output ports becomes intolerable for such high-speed signal. As shown in Figure 1,  $C_{PCB}$  represents the parasitic capacitance of PCB,  $C_{PAD}$  and  $C_{ESD}$  represents the parasitic capacitance of PAD and ESD device,  $C_{IN}$  represents the input capacitance of the internal circuit,  $C_{Rt}$  represents the parasitic capacitance of Rt array, and  $L_{bond}$  represents the parasitic inductance of the bonding wire [7,8]. The capacitance reduces the bandwidth and causes impedance mismatch, which directly limits the data rate and cause reflection. In addition, the parasitics of bonding wires have rarely been mentioned in previous articles. This leads to two problems. First, omitting the parasitics of bonding wires leads to inaccurate models, which may cause design failures; additionally, the inductance value of the bonding wire can fluctuate severely during the packaging process, so the robustness of the matching network becomes a problem.

Figure 2 shows common matching networks for high-speed SerDes, ignoring the influence of the parasitic inductance of the bonding wire. At 28–56 Gb/s, only one inductor is needed for impedance matching, called inductive peaking [9–11]. As the frequency increases, the impedance of the inductor increases. Therefore, it compensates for the impedance reduction caused by the capacitor. As data rates increase to 56–112 Gb/s, t-coils are widely used [12–15]. Composed of two coupled inductors, t-coils can achieve better impedance matching and wider bandwidth. Extending the bandwidth to 112–224 Gb/s, t-coils cannot meet the bandwidth demand, either. The LC- $\pi$  matching networks become a trend [6,7,16]. Using more inductors, LC- $\pi$  matching networks divide the capacitance to smaller segments, which forms a structure similar to a distributed circuit, thus achieving higher bandwidth.



**Citation:** Han, G.; Zheng, X.; Xu, H.; Wang, Z.; Wen, Z.; He, Y.; Chen, B.; Liu, X. A Robust LC- $\pi$  Matching Network for 112 Gb/s PAM4 Receiver in 28 nm CMOS. *Electronics* **2023**, *12*, 2790. <https://doi.org/10.3390/electronics12132790>

Received: 25 May 2023

Revised: 19 June 2023

Accepted: 22 June 2023

Published: 24 June 2023



**Copyright:** © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

In this paper, we compared and analyzed the existing LC- $\pi$  matching networks, then we proposed an LC- $\pi$  matching network that takes the bonding wire inductance into account. We designed the bonding wire as a part of the matching network, which reduced the design pressure on the equalizer as there will be no need to compensate for the loss of the chip package. However, due to packaging process variations, the value of the bonding wire inductance often exhibit significant fluctuations, which causes challenges to robustness. Therefore, we proposed a matching network that can be optimized by adjusting the capacitance on PCB and the terminal resistance after tap-out, and thus the robustness is enhanced. For the layout design, we analyzed the influence of the parasitics, nearby signal paths and dummy metals. To obtain more reliable simulation results, electromagnetic field simulation tools are used for the post-layout simulation. Designed with a 28 nm CMOS process, the simulation results show that with the bonding wire inductance changing from 150 pH to 250 pH, this matching network can always meet CEI-112G-XSR-PAM4 Extra Short Reach Interface requirements [17].




Figure 1. Block diagram of the SerDes transceiver and parasitic at the input port of receiver.




Figure 2. Impedance matching networks for SerDes receivers. (a) Inductive peaking. (b) T-coil peaking. (c) LC- $\pi$  network.

This paper is organized as follows. Section 2 shows analysis and design details of the LC- $\pi$  matching network. Simulation results are presented in Section 3, and Section 4 draws the conclusion.

## 2. LC- $\pi$ Matching Network Design

### 2.1. Modeling of the Parasitic Capacitance and Inductance

During the packaging process of a chip, bonding wires are used to connect the *PAD* inside the chip to *PCB* boards, as shown in Figure 3, which introduces additional parasitic. The *PAD* adds a parasitic capacitance to GND. To minimize the parasitic capacitance, a total of only 3 metal layers are used for the *PAD* in our design, including the top AP layer, and M9 and M8 layers, with an area of  $56 \mu\text{m} \times 68 \mu\text{m}$ . The extraction of parasitic capacitance of *PAD* can be performed using the Calibre tool from Cadence during post-layout simulation or by using an electromagnetic field simulation tool like EMX to obtain accurate results.




Figure 3. Structure of wire bonding in the chip packaging.

In comparison, accurate modeling of the bonding wire is much more difficult due to process constraints. Because the shape and length of the bonding wire can not be precisely controlled. However, the characteristics of the bonding wire still exhibit an inductance. As stated in [18]. This inductance has a much higher Q value than the planar spiral inductor implemented in CMOS technology, because the parasitic resistance and capacitance are smaller. Therefore, in our design, the bonding wire is modeled as an ideal inductor of about 200pH according to the data given by foundry and design experience. This will not affect the simulation accuracy, but simplifies the design. To characterize the fluctuation of the bonding wire inductance, we set the range of the inductance value to be 150–250 pH, and our goal is to ensure that the bandwidth of the matching network can still meet the requirements when the bonding wire inductance value fluctuates within this range.

Finally, when the bonding wire is connected to the *PCB* board, there will also be parasitic capacitance at the connection point. However, the difference is that the traces on the *PCB* can be accurately designed. Therefore, to some extent, it can be considered that this parasitic capacitance can be flexibly adjusted.

The packaging structure of the entire chip is modeled as shown in Figure 4, where  $C_{PCB}$  represents the parasitic capacitance on the *PCB*, which can be considered adjustable;  $L_{bond}$  represents the parasitic inductance of the bonding wire with a value fluctuating from 150 pH to 250 pH;  $C_{PAD}$  represents the parasitic capacitance of the *PAD* inside the chip, which is extracted by post-layout simulation or electromagnetic field simulation tools.




Figure 4. Model of the chip packaging.

### 2.2. Analysis and Selection of the Structure of LC- $\pi$ Matching Networks

In previous articles, the effect of parasitic inductance is often neglected. Under such conditions, this inductor would be considered as part of the channel of the SerDes transceiver, simplifying the design of the matching network but degrading the attenuation characteristics of the channel. Because the loss introduced by chip packaging is also considered as part of the channel loss, thus increasing requirements for equalization circuits, as shown in Figure 5.




Figure 5. The channel to be equalized for SerDes transceiver.

Ignoring the parasitic inductance of the bonding wire, we first consider the impact of parasitic capacitance, which is the dominant cause of bandwidth limitation and impedance mismatch. For a SerDes receiver, the parasitic capacitance and termination resistance form a first-order RC low-pass filter with one pole [16], as shown in Figure 6. The transfer function can be represented as Formula (1), and the pole can be expressed as Formula (2):

$$\frac{V_{out}}{V_{in}} = \frac{\frac{1}{sC_{total}} // R_{term}}{\frac{1}{sC_{total}} // R_{term} + R_S} \tag{1}$$

$$pole = \frac{1}{(R_S || R_{term})C_{total}} \tag{2}$$

where the transmission line impedance  $R_S$  and the termination resistance  $R_{term}$  are generally matched to be  $50 \Omega$  and the total parasitic capacitance at the input port of the SerDes receiver is  $C_{total}$ .




Figure 6. Small-signal model of the input port of SerDes receiver.

In order to eliminate the effects of parasitic capacitance, LC- $\pi$  matching networks are commonly designed in the following forms: one method is similar to distributed ESD [19–21], or called artificial transmission line. This approach is applicable when the parasitic capacitance of the ESD device dominates. As shown in Figure 7, by dividing large ESD devices into smaller ones equally and separating them with inductors, an artificial transmission line can be implemented, thus increasing the bandwidth. In addition, another optional structure divides the capacitances too, but not into equal sizes. Instead, it is designed as an LC low-pass filter [22]. In the following article, the two design options are compared and the second option tends to demonstrate better performance.





Figure 7. Two LC- $\pi$  matching networks. (a) Artificial transmission line. (b) LC low-pass filter.

For a SerDes receiver, assuming that there is a total of 400 fF of parasitic capacitance at the input port, according to the design parameters of the artificial transmission line, we can divide the parasitic capacitance equally and add inductors based on the characteristic

impedance of the transmission line, as shown in Table 1. While the other LC- $\pi$  network is designed as a low-pass filter by making a reasonable distribution of the parasitic capacitance according to the design parameters of the Chebyshev I filter. As shown in Figure 8, when both are designed to be of the same order, Chebyshev I low-pass filter demonstrates better return loss characteristics.

**Table 1.** LC values for LC- $\pi$  matching networks.

	$C_1$	$L_1$	$C_2$	$L_2$	$C_3$	$L_3$	$C_4$
Chebyshev I	72 fF	216 pH	128 fF	239 pH	128 fF	216 pH	72 fF
Artificial t-line	100 fF	250 pH	100 fF	250 pH	100 fF	250 pH	100 fF




**Figure 8.** Return loss response of RC-only input port, artificial transmission line and Chebyshev I low-pass filter.

In addition to Chebyshev I filters, Table 2 lists LC values of different 7th-order low-pass filters with the same AC bandwidth of 30 GHz. The return loss, amplitude, and group delay responses are shown in Figure 9.

**Table 2.** LC values of different structures of LC low-pass filters.

	$C_1$	$L_1$	$C_2$	$L_2$	$C_3$	$L_3$	$C_4$
Bessel	46 fF	141 pH	261 fF	313 pH	78 fF	113 pH	15 fF
Butterworth	47 fF	331 pH	191 fF	531 pH	191 fF	331 pH	47 fF
Chebyshev I (0.01 dB ripple)	84 fF	369 pH	186 fF	433 pH	186 fF	369 pH	84 fF
Chebyshev I (0.1 dB ripple)	125 fF	377 pH	223 fF	417 pH	223 fF	377 pH	125 fF



**Figure 9.** Responses of LC low-pass filters. (a) Return loss. (b) Magnitude. (c) Group delay.

It can be seen that the Butterworth filter has the flattest amplitude response [23–26], which ensures that the magnitude of all frequency components in the signal are not distorted. The Bessel filter has the slowest attenuation of amplitude and the smallest group delay variation. This means that the Bessel filter minimizes the attenuation of the signal and ensures that the phase relations between different frequencies of wideband signals are not distorted while passing through the Bessel filter, which are both beneficial for wideband

signal transmission. Therefore, the Bessel filter has optimal time-domain performance and can achieve the best eye diagram [27,28]. However, the Bessel filter has the minimum total capacitance, which means it can only absorb the smallest parasitic capacitance. So, it is difficult to be applied in circuits with large parasitic capacitance. In comparison, the Chebyshev I filter has ripples in pass-band and has the steepest cut-off characteristic. But if we limit the ripple in the pass-band to an acceptable range, with the same bandwidth, Chebyshev I filter tends to have the largest capacitance values. The ability to absorb parasitic capacitance is exactly what we need in the broadband matching network. This makes the Chebyshev I filter more suitable for broadband impedance matching design.

Besides the performance differences between different types of the filters, difficulty of implementation and robustness of the matching network should also be considered. For the artificial transmission line matching network, parasitic capacitance is divided into equal parts, which is often limited in implementation because parasitic capacitance of other devices is not so easy to be split as ESD devices. The implementation of LC low-pass filter matching networks faces the same challenge. To solve this problem, Ref. [16] provided a solution. By distributing the parasitic capacitance of each device based on the LC low-pass filter parameters, we can try to implement an ideal low-pass filter as much as possible. However, such a design is sometimes difficult to implement, too. In addition, the designs above did not take the bonding wire inductance into account. The bonding wire is an additional inductor that can be considered as a part of the matching network. This can reduce the design pressure faced by the equalizers because it does not need to equalize the parasitic of the chip package. But the issue to be faced is that the inductance variation is quite large, which affects the robustness of the matching network.

### 2.3. LC- $\pi$ Matching Network Considering the Bonding Wire Inductance with Better Robustness

Due to the implementation difficulties, we cannot design the matching network to be exactly the same as the aforementioned structure, but the analysis above provides design guidance for us. From the analysis above, we can draw the following conclusions: Butterworth filters have the most flat frequency response, Bessel filters can achieve the best output eye diagram, and Chebyshev I filters are the most suitable for broadband impedance matching. Therefore, we can design the matching network based on the parameters of the Chebyshev I filters initially to achieve maximum capacitance absorption capability. Then, we can adjust the parameters of the matching network to optimize its frequency response and group delay for the best time-domain performance.

Firstly, Chebyshev I filters represent the maximum matching bandwidth that can be achieved, so we need to approach it as closely as possible. Now, take a look at the structure of Chebyshev I filters. Table 3 gives the design parameters of Chebyshev I filters with different bandwidth. With the same order, all of the capacitances monotonically decrease as the bandwidth increases. Therefore, it is assumed that the largest parasitic capacitance in the circuit limits the maximum bandwidth that the matching network can achieve. In addition, for Chebyshev I filters, the capacitance is symmetrically distributed in pairs, and the capacitance on both sides is the smallest while the capacitance in the middle is the largest. As we can see,  $C_1 = C_4 < C_2 = C_3$ .

**Table 3.** LC values of Chebyshev I low-pass filters with different bandwidth.

Chebyshev I (0.1 dB Ripple)	$C_1$	$L_1$	$C_2$	$L_2$	$C_3$	$L_3$	$C_4$
15 GHz	46 fF	141 pH	261 fF	313 pH	78 fF	113 pH	15 fF
20 GHz	47 fF	331 pH	191 fF	531 pH	191 fF	331 pH	47 fF
25 GHz	84 fF	369 pH	186 fF	433 pH	186 fF	369 pH	84 fF
30 GHz	125 fF	377 pH	223 fF	417 pH	223 fF	377 pH	125 fF

Figure 10 shows the parasitic parameters at the input port of the SerDes receiver. The parasitic parameters of PAD and ESD are extracted based on Virtuoso post-layout

simulation from Cadence, and the parasitic inductance of the bonding wire is modeled as an ideal inductance fluctuating around 200 pH.




Figure 10. Parasitic parameters at the input port of the SerDes receiver.

When the total parasitic capacitance is fixed, as the order increases, the capacitance is divided into smaller parts. So the bandwidth of the matching network becomes larger. However, in our design, the input parasitic capacitance of the internal circuit is the largest and indivisible. This limits the achievable order. Therefore, we set the order of the matching network to 7, consisting of 3 inductors and 4 capacitors. According to the parameters of the Chebyshev I filter, we distribute the parasitic capacitance as shown in Figure 11.




Figure 11. Parasitic capacitance distribution of the LC- $\pi$  matching network.

Now there are two design freedoms of the LC- $\pi$  matching network, including  $L_1$  and  $L_2$ . Since the parasitic capacitance has been reasonably distributed, for a fixed  $L_{bond}$  value, the design of  $L_1$  and  $L_2$  can easily meet the required bandwidth. Thus, what we need to do is to find the least sensitive  $L_1, L_2$  values to the change of  $L_{bond}$ . This process is accomplished through simulation and we ultimately chose  $L_1$  to be 230 pH and  $L_2$  to be 140 pH. We selected  $L_1$  and  $L_2$  to be the inductors provided in the PDK, and top metal M9 is used for their layout to minimize parasitic resistance. In the pre-layout simulation process, the Formula (3) can be used to calculate the inductance for octagonal inductors [29]:


$$L = \frac{1}{2} \mu n^2 \frac{(d_{in} + d_{out})}{2} \times 1.07 \times \left( \ln \frac{2.29}{\rho} + 0.19 \rho^2 \right) \quad (3)$$

where  $\mu$  represents the vacuum permeability of  $4 \times 10^{-7}$  H/m,  $n$  represents the number of turns,  $d_{in}$  and  $d_{out}$  represent the inner and outer diameters of the inductor and  $\rho$  is defined as the filling factor of the inductor given by Formula (4):

$$\rho = \frac{d_{out} - d_{in}}{d_{out} + d_{in}} \quad (4)$$


However, the PDK provides more accurate values. In the post-layout simulation, we will use electromagnetic field simulation tools to obtain more precise simulation results.

$C_{PCB}$  can be controlled by the PCB designer, while  $R_t$  is often designed as an adjustable resistance array. Therefore, both of them can be considered as adjustable, which adds flexibility to the matching network. Next, we will demonstrate the benefits of utilizing these two flexibilities. Figure 12 shows the simulation result. It depicts that S11 will deteriorate at some frequencies when  $L_{bond}$  changes from 150 pH to 250 pH, but can be optimized if we adjust the values of  $C_{PCB}$  or  $R_t$ .



**Figure 12.** (a) Return loss responses with  $L_{bond}$  changing from 150 pH to 250 pH. (b) Return loss responses with different values of  $C_{PCB}$  and  $R_t$ .

However, it is worth mentioning that the adjustment of  $R_t$  should be probable, because it will change the gain of the matching network, as shown in Figure 13. If  $R_t$  decreases, the overall gain of the matching network will be reduced. This means that the swing of the signal received on  $C_{IN}$  will decrease, thus the height of the eye diagram will be reduced, so we should avoid setting  $R_t$  as too small.



**Figure 13.** Magnitude responses of different  $R_t$  values.

Finally, in addition to optimizing the return loss, other characteristics of the matching network also need to be optimized. As considered in the design of the LC- $\pi$  low-pass filter, the amplitude response of the matching network should be as flat as possible, and the group delay variations should be small in order to obtain the best eye diagram.

#### 2.4. The Layout Design under Electromagnetic Field Simulation

The design of the layout should be carefully considered by electromagnetic field simulation [30]. Figure 14 shows the layout of the matching network, the signal on the PCB board will reach the PAD in chip through the bonding wire. Then, it comes to the ESD device, and connects to  $L_1$  through a section of metal wire. Between  $L_1$  and  $L_2$  is the internal circuit of the receiver, while the other end of  $L_2$  is connected to the  $R_t$  arrays. Next, the main parasitic effects in the layout will be analyzed.






Figure 14. Layout of the LC- $\pi$  matching network.

Due to the overall layout design of the SerDes receiver, there is a long distance between the *PAD* to  $L_1$  and  $L_1$  to  $L_2$ . These two metal wires are different from the wires of the internal circuits. As shown in Figure 15, wires in the internal layout are very dense, so there are only parasitic capacitors between adjacent wires and from wires to GND. Because the electromagnetic field generated by the internal metal wires will only form parallel plate capacitors with adjacent metal wires and GND. If there are no other metal wires around or very few wires, the electromagnetic field generated by the metal wires cannot form parallel plate capacitors. Instead, such a structure resembles a microstrip transmission line, and therefore, both parasitic inductance and parasitic capacitance exist. Based on our subsequent analysis, they will exhibit characteristics similar to inductors. So it is imprecise to extract only the parasitic capacitance of the layout [31].






Figure 15. The characteristics of metal wires in different environments.

Figure 16 shows the electromagnetic field simulation results of a  $300\ \mu\text{m} \times 9\ \mu\text{m}$  M9 path by EMX. To better simulate the environment in the layout, we added ground wires and dummy metals around. The inductance is about 220 pH and Q in 20, which is close to the Q of a spiral inductor with the same inductance in PDK as shown in Figure 16. But their self-resonant frequency differs. This is because their parasitic capacitance is different. Overall, within the operating frequency range of this circuit, such lines in the layout should be treated as inductors in our design.



**Figure 16.** (a) A 300 μm × 9 μm M9 path. (b) A spiral inductor with the same inductance value in PDK. (c) L of the M9 path and the inductor in PDK. (d) Q of the M9 path and the inductor in PDK.


To investigate the influence of ground paths on the signal path, we compared the electromagnetic field simulation results of the M9 paths with different numbers of ground paths. Similar to the shielded ground in spiral inductors [32], these ground paths do not affect the inductance at low frequency, but increase the parasitic capacitance. The increase in parasitic capacitance is reflected as the decrease in the self-resonant frequency of the inductor, as shown in Figure 17.



**Figure 17.** (a) Layout of the M9 path. (b) L of the M9 path with different numbers of ground paths. (c) Q of the M9 line with different numbers of ground paths.


After the layout design, dummy metals are added in blank areas for metal density requirements. As shown in Figure 18, we compared the influence of dummy metals by

electromagnetic field simulation. It shows that dummy metals can be neglected for design convenience without affecting the accuracy seriously [33]. Because the simulation results did not show significant changes after adding dummy metals, but the large number of dummy metals severely reduced the simulation speed.




**Figure 18.** (a) Layout of the M9 path. (b) L of the M9 path with and without dummy metals. (c) Q of the M9 path with and without dummy metals.

When the final signal is connected to the internal circuit by a long metal wire, it could also lead to excessively long traces, thus adding parasitic inductance. By designing the distance between two differential signal path to be relatively close, the parasitic inductance will be greatly reduced. As shown in Figure 19, the differential signal produce negative mutual inductance, which reduces the parasitic inductance of each path.



**Figure 19.** (a) Layout of the signal path to internal circuit. (b) Negative mutual between differential paths to reduce the parasitic inductance.

The values of  $L_1$  and  $L_2$  are then re-optimized based on the electromagnetic simulation results. In the electromagnetic simulation, we can block the area of  $L_1$  and  $L_2$  in the layout and extracted the s-parameter of the remaining part, as shown in Figure 20. This makes it easier to change the parameters of  $L_1$  and  $L_2$  externally while maintaining simulation accuracy.



**Figure 20.** (a) S-parameter extraction method of the layout. (b) Return loss testing of the matching network.


It is worth noting that we used the coupling effects between differential signal paths to reduce the parasitic inductance, so differential characteristics of the return loss should be considered. The calculation for  $SDD_{11}$  is as Formula (5):

$$SDD_{11} = (S_{11} - S_{13} + S_{33} - S_{31})/2 \tag{5}$$

After iterative design based on electromagnetic field simulation results, we chose  $L_1 = 140$  pH and  $L_2 = 150$  pH for the best bandwidth and robustness performance.

### 3. Post-Layout Simulations Results

The proposed LC- $\pi$  matching network was implemented in a 28 nm CMOS process with a total area of  $580 \mu\text{m} \times 220 \mu\text{m}$  ( $= 0.128 \text{ mm}^2$ , without PAD). To ensure simulation accuracy, the simulation results were obtained by electromagnetic simulation of the entire matching network layout. Figure 21 shows the amplitude response and S11 results of the matching network at  $L_{bond} = 200$  pH with default values of  $C_{PCB}$  and  $R_t$ . The 3 dB bandwidth of the matching network is 42 GHz, and the  $-10$  dB bandwidth of S11 is 23 GHz.




**Figure 21.** Response of the LC- $\pi$  matching network with default values of  $C_{PCB}$  and  $R_t$ . (a) Return loss. (b) Magnitude.


As  $L_{bond}$  varies from 150 pH to 250 pH, we can obtain the best matching network by optimized values of  $C_{PCB}$  and  $R_t$ , listed in Table 4. These values were obtained through parameter sweeps to maximize the bandwidth of the matching network. Figure 22 shows the optimized results of different  $L_{bond}$  values about their amplitude response and S11 results and Figure 23 shows the eye diagrams. It depicts that the matching network can tolerate  $L_{bond}$  variation from 150 pH to 250 pH and always meets the transmission requirements of CEI-112G-XSR-PAM4 Extra Short Reach Interface. In addition, the time-domain simulation results also exhibit clear eye diagrams.

**Table 4.** Optimized values of  $C_{PCB}$  and  $R_t$  for different  $L_{bond}$  values.

$L_{bond}$	$C_{PCB}$	$C_{Rt}$
150 pH	50 fF	50 $\Omega$
175 pH	80 fF	48 $\Omega$
200 pH	60 fF	46 $\Omega$
225 pH	70 fF	49 $\Omega$
250 pH	80 fF	47 $\Omega$



**Figure 22.** Optimized responses of different  $L_{bond}$  values. (a) Return loss. (b) Magnitude.



**Figure 23.** Eye diagrams of optimized LC- $\pi$  matching networks with different  $L_{bond}$  values.

Table 5 provides a comparison between this work and some published broadband matching networks for SerDes transceiver. It can be confirmed that the LC- $\pi$  matching network achieves higher data rates compared to other broadband matching techniques. Moreover, in our design, incorporating the parasitic inductance of the bonding wires as

part of the LC- $\pi$  matching network extends the achievable bandwidth and reduces the design pressure of the equalization circuit.

**Table 5.** Comparison between this work and some published broadband matching networks for SerDes transceiver.

	This Work	[9]	[14]	[16]	[6]
Technology	28 nm	40 nm	16 nm	65 nm	10 nm
Data Rate [Gb/s]	112	56	40–64	50–64	224
Signaling	PAM4	NRZ/PAM4	NRZ	NRZ	PAM4
Matching Network	LC- $\pi$	Inductive Peaking	T-coil	LC- $\pi$	LC- $\pi$
Number of inductors	2 + 1 <sup>1</sup>	1	1 <sup>2</sup>	4	4
Area [mm <sup>2</sup> ]	0.128	-	-	-	-
Bonding Wire Consideration	Yes	No	No	No	No

<sup>1</sup> Two on-chip inductors and one bonding wire inductor. <sup>2</sup> Two coupled inductors behave as one tapped inductor.

#### 4. Conclusions

We presented the analysis, design details, and simulation results of an impedance matching network designed for a 112 Gb/s PAM4 receiver using an LC- $\pi$  structure. The proposed LC- $\pi$  network designed the bonding wire as a part of the matching network, which reduced the design pressure on the equalizer, as there will be no need to compensate for the loss of the chip package. To avoid robustness issues caused by the fluctuation of the bonding wire inductance, the matching network is designed to be adjustable by the capacitance on PCB and the terminal resistance. We analyzed the parasitics in the layout and the influence of nearby and dummy metals and obtained reliable simulation results through electromagnetic field simulation. This matching network is designed with a 28 nm CMOS process. Simulation results show that with bonding wire inductance changing from 150 pH to 250 pH, it can always meet CEI-112G-XSR-PAM4 Extra Short Reach Interface requirements. In addition, the time-domain simulation results also exhibited clear eye diagrams.

**Author Contributions:** Conceptualization, G.H., X.Z. and H.X.; methodology, G.H. and X.Z.; software, G.H. and X.Z.; validation, G.H., X.Z. and H.X.; formal analysis, G.H.; investigation, G.H., Z.W. (Zedong Wang) and Z.W. (Zhanhao Wen); resources, X.Z. and X.L.; data curation, G.H.; writing—original draft preparation, G.H.; writing—review and editing, G.H., Y.H. and B.C.; visualization, G.H.; supervision, X.Z. and X.L.; project administration, X.Z. and X.L.; funding acquisition, X.Z. and X.L. All authors have read and agreed to the published version of the manuscript.

**Funding:** This work was supported by the Optoelectronic and Microelectronic Devices and Integration in the National Key RD Program of China (Grant No. 2021YFB2206602), and the National Natural Science Foundation of China (Grant No. 62074162).

**Data Availability Statement:** The data presented in this study are available on request from the corresponding author. The data are not publicly available due to privacy.

**Conflicts of Interest:** The authors declare no conflict of interest. The funders had no role in the design of the study; in the collection, analyses, or interpretation of data; in the writing of the manuscript; or in the decision to publish the results.

#### References

- Zhang, B.; Khanoyan, K.; Hatamkhani, H.; Tong, H.; Hu, K.; Fallahi, S.; Vakilian, K.; Brewster, A. 3.1 A 28Gb/s multi-standard serial-link transceiver for backplane applications in 28 nm CMOS. In Proceedings of the 2015 IEEE International Solid-State Circuits Conference—(ISSCC) Digest of Technical Papers, San Francisco, CA, USA, 22–26 February 2015; pp. 1–3.
- Dickson, T.O.; Ainspan, H.A.; Meghelli, M. 6.5 A 1.8 pJ/b 56Gb/s PAM-4 transmitter with fractionally spaced FFE in 14 nm CMOS. In Proceedings of the 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 5–9 February 2017; pp. 118–119.

3. Ali, T.; Yousry, R.; Park, H.; Chen, E.; Weng, P.-S.; Huang, Y.-C.; Liu, C.-C.; Wu, C.-H.; Huang, S.-H.; Lin, C.; et al. 6.4 A 180 mW 56 Gb/s DSP-Based Transceiver for High Density IOs in Data Center Switches in 7 nm FinFET Technology. In Proceedings of the 2019 IEEE International Solid-State Circuits Conference—(ISSCC), San Francisco, CA, USA, 19–23 February 2019; pp. 118–120.
4. LaCroix, M.-A.; Chong, E.; Shen, W.; Nir, E.; Musa, F.A.; Mei, H.; Mohsenpour, M.-M.; Lebedev, S.; Zamanlooy, B.; Carvalho, C.; et al. 8.4 A 116 Gb/s DSP-Based Wireline Transceiver in 7 nm CMOS Achieving 6pJ/b at 45 dB Loss in PAM-4/Duo-PAM-4 and 52 dB in PAM-2. In Proceedings of the 2021 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 13–22 February 2021; Volume 64, pp. 132–134.
5. Krupnik, Y.; Perelman, Y.; Levin, I.; Sanhedrai, Y.; Eitan, R.; Khairi, A.; Shifman, Y.; Landau, Y.; Virobnik, U.; Dolev, N.; et al. 112-Gb/s PAM4 ADC-Based SERDES Receiver with Resonant AFE for Long-Reach Channels. *IEEE J. Solid State Circuits* **2020**, *55*, 1077–1085. [[CrossRef](#)]
6. Kim, J.; Kundu, S.; Balankutty, A.; Beach, M.; Kim, B.C.; Kim, S.; Liu, Y.; Murthy, S.K.; Wali, P.; Yu, K.; et al. 8.1 A 224 Gb/s DAC-Based PAM-4 Transmitter with 8-Tap FFE in 10 nm CMOS. In Proceedings of the 2021 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 13–22 February 2021; Volume 64, pp. 126–128.
7. Segal, Y.; Laufer, A.; Khairi, A.; Krupnik, Y.; Cusmai, M.; Levin, I.; Gordon, A.; Sabag, Y.; Rahinski, V.; Ori, G.; et al. A 1.41pJ/b 224 Gb/s PAM-4 SerDes Receiver with 31 dB Loss Compensation. In Proceedings of the 2022 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 20–26 February 2022; Volume 65, pp. 114–116.
8. Daneshgar, S.; Li, H.; Kim, T.; Balamurugan, G. A 128 Gb/s, 11.2 mW Single-Ended PAM4 Linear TIA with 2.7  $\mu$ Arms Input Noise in 22 nm FinFET CMOS. *IEEE J. Solid State Circuits* **2022**, *57*, 1397–1408. [[CrossRef](#)]
9. Lee, J.; Chiang, P.-C.; Peng, P.-J.; Chen, L.-Y.; Weng, C.-C. Design of 56 Gb/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies. *IEEE J. Solid State Circuits* **2015**, *50*, 2061–2073. [[CrossRef](#)]
10. Raghavan, B.; Cui, D.; Singh, U.; Maarefi, H.; Pi, D.; Vasani, A.; Huang, Z.C.; Çatlı, B.; Momtaz, A.; Cao, J. A Sub-2 W 39.8–44.6 Gb/s Transmitter and Receiver Chipset With SFI-5.2 Interface in 40 nm CMOS. *IEEE J. Solid State Circuits* **2013**, *48*, 3219–3228. [[CrossRef](#)]
11. Wang, L.; Fu, Y.; LaCroix, M.; Chong, E.; Carusone, A.C. A 64 Gb/s PAM-4 transceiver utilizing an adaptive threshold ADC in 16 nm FinFET. In Proceedings of the 2018 IEEE International Solid-State Circuits Conference—(ISSCC), San Francisco, CA, USA, 11–15 February 2018; pp. 110–112.
12. Razavi, B. The Bridged T-Coil [A Circuit for All Seasons]. *IEEE Solid State Circuits Mag.* **2015**, *7*, 9–13. [[CrossRef](#)]
13. Razavi, B. The Design of Broadband I/O Circuits [The Analog Mind]. *IEEE Solid State Circuits Mag.* **2021**, *13*, 6–15. [[CrossRef](#)]
14. Frans, Y.; McLeod, S.; Hedayati, H.; Elzeftawi, M.; Namkoong, J.; Lin, W.; Im, J.; Upadhyaya, P.; Chang, K. A 40-to-64 Gb/s NRZ Transmitter with Supply-Regulated Front-End in 16 nm FinFET. *IEEE J. Solid State Circuits* **2016**, *51*, 3167–31776. [[CrossRef](#)]
15. Kossel, M.A.; Khatri, V.; Braendli, M.; Francese, P.A.; Morf, T.; Yonar, S.A.; Prathapan, M.; Lukes, E.J.; Richetta, R.A.; Cox, C. 8.3 An 8b DAC-Based SST TX Using Metal Gate Resistors with 1.4pJ/b Efficiency at 112 Gb/s PAM-4 and 8-Tap FFE in 7 nm CMOS. In Proceedings of the 2021 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 13–22 February 2021; Volume 64, pp. 130–132.
16. Chen, M.-S.; Yang, C.-K.K. A 50–64 Gb/s Serializing Transmitter with a 4-Tap, LC-Ladder-Filter-Based FFE in 65 nm CMOS Technology. *IEEE J. Solid State Circuits* **2015**, *50*, 1903–1916. [[CrossRef](#)]
17. Common Electrical I/O (CEI)-112G. Available online: <https://www.oiforum.com/technical-work/hot-topics/common-electrical-interface-cei-112g-2/> (accessed on 24 February 2023).
18. Lee, H. Wideband characterization of a typical bonding wire for microwave and millimeter-wave integrated circuits. *IEEE Trans. Microw. Theory Tech.* **1995**, *43*, 63–68.
19. Ito, C.; Banerjee, K.; Dutton, R. Analysis and design of distributed ESD protection circuits for high-speed mixed-signal and RF ICs. *IEEE Trans. Electron Devices* **2002**, *49*, 1444–1454. [[CrossRef](#)]
20. Sewter, J.; Carusone, A. A CMOS finite impulse response filter with a crossover traveling wave topology for equalization up to 30 Gb/s. *IEEE J. Solid State Circuits* **2006**, *41*, 909–917. [[CrossRef](#)]
21. Sewter, J.; Carusone, A.C. A 3-Tap FIR Filter With Cascaded Distributed Tap Amplifiers for Equalization Up to 40 Gb/s in 0.18- $\mu$ m CMOS. *IEEE J. Solid State Circuits* **2006**, *41*, 1919–1929. [[CrossRef](#)]
22. Williams, A.B.; Taylor, F.J. *Electronic Filter Design Handbook*; McGraw-Hill Education: New York, NY, USA, 2006.
23. Mohan, S.; Hershenson, M.; Boyd, S.; Lee, T. Bandwidth extension in CMOS with optimized on-chip inductors. *IEEE J. Solid State Circuits* **2002**, *35*, 346–355. [[CrossRef](#)]
24. Shekhar, S.; Walling, J.; Allstot, D. Bandwidth Extension Techniques for CMOS Amplifiers. *IEEE J. Solid State Circuits* **2006**, *41*, 2424–2439. [[CrossRef](#)]
25. Chen, Y.; Mak, P.-L.; Yu, H.; Boon, C.C.; Martins, R.P. An Area-Efficient and Tunable Bandwidth-Extension Technique for a Wideband CMOS Amplifier Handling 50+ Gb/s Signaling. *IEEE Trans. Microw. Theory And Tech.* **2017**, *65*, 4960–4975. [[CrossRef](#)]
26. Kim, J.; Kim, J.-K.; Lee, B.-J.; Jeong, D.-K. Design Optimization of On-Chip Inductive Peaking Structures for 0.13- $\mu$ m CMOS 40-Gb/s Transmitter Circuits. *IEEE Trans. Circuits Syst. I: Regular Pap.* **2009**, *56*, 2544–2555.
27. Walling, J.S.; Shekhar, S.; Allstot, D.J. Wideband CMOS Amplifier Design: Time-Domain Considerations. *IEEE Trans. Circuits And Syst. Regul. Pap.* **2008**, *55*, 1781–1793. [[CrossRef](#)]
28. Bae, W.; Nikolić, B.; Jeong, D.-K. Use of Phase Delay Analysis for Evaluating Wideband Circuits: An Alternative to Group Delay Analysis. *IEEE Trans. Very Large Scale Integr. Syst.* **2017**, *25*, 3543–3547. [[CrossRef](#)]

29. Mohan, S.S.; del Mar Hershenson, M.; Boyd, S.P.; Lee, T.H. Simple accurate expressions for planar spiral inductances. *IEEE J. Solid State Circuits* **1999**, *34*, 1419–1424. [[CrossRef](#)]
30. Vandenbosch, G.A.; Vasylchenko, A. A practical guide to 3D electromagnetic software tools. In *Microstrip Antennas*; IntechOpen: London, UK, 2011.
31. Yue, C.; Wong, S. Physical modeling of spiral inductors on silicon. *IEEE Trans. Electron Devices* **2000**, *47*, 560–568. [[CrossRef](#)]
32. Yue, C.; Wong, S. On-chip spiral inductors with patterned ground shields for Si-based RF ICs. *IEEE J. Solid State Circuits* **1998**, *33*, 743–752. [[CrossRef](#)]
33. Tsuchiya, A.; Onodera, H. Effect of Dummy fills on characteristics of passive devices in CMOS millimeter-wave circuits. In Proceedings of the 2009 IEEE 8th International Conference on ASIC, Changsha, China, 20–23 October 2009; pp. 296–299.

**Disclaimer/Publisher’s Note:** The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.