

Article **The DC Inductor Current Ripple Reduction Method for a Two-Stage Power Conversion System**

Hyeong-Jin Kim ¹ [,](https://orcid.org/0000-0001-7123-5083) Yong-Min Park ² [,](https://orcid.org/0009-0008-9504-591X) Yung-Deug Son ³ [,](https://orcid.org/0000-0001-7228-301X) Jae-Beom Kang 1,4 [,](https://orcid.org/0000-0001-6866-3570) Ji-Young Lee 1,[4](https://orcid.org/0000-0002-0892-3454) and Jang-Mok Kim 5,*

- ¹ Air Mobility Electric-Motor & Drive Research Team, Korea Electrotechnology Research Institute, Changwon 51543, Republic of Korea; khjin@keri.re.kr (H.-J.K.); kangjb@keri.re.kr (J.-B.K.); jylee@keri.re.kr (J.-Y.L.)
- ² Battery Research Center, BNY Energy, Ulsan 44428, Republic of Korea; yongmin.park@bnyenergy.co.kr
³ Department of Mashaniaal Easility Central Engineering, Korea University of Tashanlagy and Education
- ³ Department of Mechanical Facility Control Engineering, Korea University of Technology and Education, Cheonan 31253, Republic of Korea; ydson@koreatech.ac.kr
- ⁴ Energy and Power Conversion Engineering Department, Korea University of Science and Technology, Daejeon 34113, Republic of Korea
- ⁵ Department of Electrical Engineering, Pusan National University, Busan 46241, Republic of Korea
- ***** Correspondence: jmok@pusan.ac.kr

Abstract: This paper proposes a method for minimizing the inductor current ripple of a DC–DC converter in a two-stage power conversion system consisting of a grid-connected PWM converter and an interleaved multiphase three-level DC–DC converter. To reduce the output voltage ripple, the three-level DC–DC converter is configured in parallel and operated interleaved. However, a circulating current generated by the interleaved operation increases the inductor current ripple of each DC–DC converter and causes system loss and inductor saturation. In this paper, the inductor and output current ripple of the interleaved three-phase three-level DC–DC converter is mathematically analyzed and the effect of the DC–DC converter's duty ratio and output voltage on each current ripple is described. Based on this analysis, a method is proposed for controlling the optimal DC link voltage through the PWM converter, so that the DC–DC converter is controlled with the duty ratio that minimizes the inductor current ripple. The simulation and experimental results under various operating conditions are presented to verify the feasibility of the proposed control method.

Keywords: two-stage power conversion system; battery simulator; three-parallel three-level DC–DC converter; current ripple; circulating current

1. Introduction

Propulsion systems such as those found in automobiles, ships, and aircraft have conventionally used fossil fuels and an internal combustion engine. Recently, they have begun to be converted into electric propulsion systems based on electric powertrains composed of a battery, electric motor, and inverter [\[1](#page-14-0)[–6\]](#page-14-1). The demand for batteries has increased, especially among electric powertrain systems, and the amount of research on battery simulators and DC power supplies that can simulate the DC voltage of a battery has also increased [\[7–](#page-14-2)[9\]](#page-14-3). The battery simulator and DC power supply are generally applied with a two-stage power conversion system consisting of two different power conversion systems. The two-stage power conversion system consists of a grid-connected PWM converter and DC–DC converter, as shown in Figure [1](#page-1-0) [\[10,](#page-15-0)[11\]](#page-15-1). The PWM converter converts the threephase AC voltage of the grid into DC voltage, and the DC–DC converter outputs a wide range of DC voltages from the limited DC voltage of the PWM converter and supports the fast response of voltage control.

Citation: Kim, H.-J.; Park, Y.-M.; Son, Y.-D.; Kang, J.-B.; Lee, J.-Y.; Kim, J.-M. The DC Inductor Current Ripple Reduction Method for a Two-Stage Power Conversion System. *Electronics* **2023**, *12*, 3005. [https://](https://doi.org/10.3390/electronics12143005) doi.org/10.3390/electronics12143005

Academic Editor: Fabio Corti

Received: 22 May 2023 Revised: 2 July 2023 Accepted: 6 July 2023 Published: 8 July 2023

Copyright: © 2023 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/) $4.0/$).

Figure 1. Block diagram of two-stage power conversion system. **Figure 1.** Block diagram of two-stage power conversion system.

The output voltage of a battery is basically DC voltage that does not include ripple, The output voltage of a battery is basically DC voltage that does not include ripple, and the battery simulator that simulates the battery voltage and DC power supply also needs $\overline{\mathbb{R}}$ to minimize the ripple of the output voltage. Therefore, a DC–DC converter is configured If three levels and in parallel, as shown in Figure 1, and each leg of the DC–DC converter
is interleaved to reduce the output current and voltage ripple [\[12,](#page-15-2)[13\]](#page-15-3). However, the ripple of the current flowing through each inductor constituting the DC–DC converter increases due to the circulating current, and the inductor current ripple causes problems such as system loss and inductor saturation [14,15]. The method for reducing the circulating cu[rre](#page-15-4)nt that causes inductor current ripple in the interleaved DC–DC converter has been studied previously $[14–17]$ $[14–17]$. In $[14,15]$ $[14,15]$, a coupled inductor that could suppress the circulating current was used instead of a general inductor. Although the method was effective at reducing the inductor current ripple, it was expensive, and the coupled inductor required a
reducing the inductor current ripple, it was expensive, and the coupled inductor required a fective at reductor current ripple. In [10], since the top and bottom
switches were interleaved and each leg was operated without interleaved switching, the output voltage ripple and inductor current ripple were reduced compared to the twolevel system. However, the output voltage ripple fell compared to that of the overall interleaved operation, which was a problem. In [17], the converter was controlled by zero current transition through an additional inductor, and the inductor current ripple was also reduced. However, there was a disadvantage in that the inductor current of each leg increased because each leg was controlled alternately without simultaneously controlling in three levels and in parallel, as shown in Figure [1,](#page-1-0) and each leg of the DC–DC converter complicated design to obtain the required current ripple. In [\[16\]](#page-15-7), since the top and bottom the output current.

me output current.
This paper analyzes the inductor current ripple and output current ripple in a three-Files paper analyzes are meatter carrent ripple and output carrent ripple in a unce-
parallel three-level DC–DC converter. Additionally, the relationship between the output ling the output current. voltage, duty ratio, and inductor current ripple of the DC–DC converter is analyzed. To minimize the inductor current ripple of the DC–DC converter, we propose a method to optimally control the DC-link voltage through the PWM converter in the two-stage power conversion system. In the proposed method, no additional hardware or complex control algorithms are required, and only the DC–link voltage reference of the PWM converter is changed, without modifying the control algorithm of the PWM converter and converter.
In the proposed method, no additional hardware or complex control or control or control or control or control DC–DC converter.

Since most existing methods for reducing inductor current ripple have been studied
and only the line see dition that the DC DC converter is an explaining an addition on change of hardware such as the coupled inductor is required, and most existing papers have only discussed the design of the coupled inductor. However, the method proposed in this paper intends to reduce the inductor current ripple of the DC–DC converter under the condition that the PWM converter and DC–DC converter constituting the two-stage power conversion system are operated together. In addition, the effect of reducing the inductor current ripple can be further improved, or the size of the inductor can be further reduced, only under the condition that the DC–DC converter is operated alone, an addition or

since the proposed method can be applied in conjunction with most existing methods. To verify the feasibility of the proposed method, the simulation and experimental results for the two-stage power conversion system under various operating conditions are presented.

2. Inductor Current Ripple of the Three-Parallel Three-Level DC–DC Converter The two-stage power conversion system of this paper consists of a three-phase three-

The two-stage power conversion system of this paper consists of a three-phase threelevel NPC converter and a three-parallel three-level DC–DC converter $[18,19]$ $[18,19]$. The threeparallel three-level DC–DC converter is composed of three three-level DC–DC converters, and Figure 2 shows the circuit configuration of this three-level $DC-DC$ converter. The basic circuit, defined as a leg or pole in the three-level DC–DC converter, is configured by connecting four switching devices $(S_1, S_2, S_3,$ and $S_4)$ in series. Switches S_1 and S_2 are switched complementarily, and switches S_3 and S_4 are switched complementarily. The node between switches S₂ and S₃ is connected to a DC link capacitor, and the upper output node (U) between switches S_1 and S_2 and the lower output node (L) between switches S_3 and S⁴ are connected to an output capacitor through a DC inductor *Ldc*.

(**a**) Circuit configuration (**b**) PWM pattern ($D \le 0.5$) (**c**) PWM pattern ($D \ge 0.5$)

Figure 2. Circuit configuration and PWM pattern of three-level DC–DC converter. **Figure 2.** Circuit configuration and PWM pattern of three-level DC–DC converter.

The PWM for controlling the three-level DC-DC converter is determined by comparing the output voltage command V_O^* with the trian[gu](#page-2-0)lar carrier, as shown in Figure 2b,c. The states of the upper switches (S_1 and S_2) and lower switches (S_3 and S_4) are determined by the upper carrier and lower carrier, respectively. If the output voltage command is greater than the upper carrier, the topmost switch, S_1 , is turned on; if the output voltage command is greater than the lower carrier, the bottommost switch, S_4 , is turned on. The triangular carriers have a phase difference of 180° from each other, and so does the PWM of the upper and lower switches. The ratio of the time when switch S_1 or S_4 is turned on to the switching period *T*_{*sw*} of the DC–DC converter is defined as the output voltage duty ratio *D*, which can be expressed as a ratio of the output voltage command to the DC link voltage *V*_{*DC*}, as shown in Equation (1).

$$
D = V_O^* / V_{DC}
$$
 (1)

the upper output node voltage $V_{U\!O}$, the common mode voltage V_{GdcO} , and the output voltage *V*_O, as shown in Equation (2). The voltage applied to the lower DC inductor is expressed as shown in Equation (3). The inductor current I_{dc} is rearranged from Equations (2) and (3) to Equation (4), and Equation (4) is rearranged to Equation (5) according to the switching state of the three-level DC–DC converter and Equation (1). *x* and *y* represent the switching states of the topmost switch S_1 and bottommost switch S_4 , respectively; they are 1 when the switch is turned on and 0 when the switch is turned off. The voltage applied to the upper DC inductor is expressed as the relationship between

$$
(L_{dc})\frac{d}{dt}I_{dc} = V_{UO} - V_{G_{dc}O} - V_O/2
$$
\n(2)

$$
(L_{dc})\frac{d}{dt}I_{dc} = -V_{LO} + V_{G_{dc}O} - V_O/2
$$
\n(3)

$$
\frac{d}{dt}I_{dc} = \frac{1}{2L_{dc}}(V_{UO} - V_{LO} - V_{O})
$$
\n(4)

$$
\frac{d}{dt}I_{dc} = \frac{V_{DC}}{2L_{dc}} \left\{ \frac{1}{2}(x+y) - D \right\} x, \ y = 0, \ 1 \tag{5}
$$

The parallel configuration of the DC–DC converter can increase the output current
e system and has the advantage of improving the performance of the system. The of the system and has the advantage of improving the performance of the system. The three-parallel three-level DC–DC converter consists of three three-level DC–DC converter legs in parallel, as shown in Figure [3.](#page-3-0) Each leg is composed of four switches (S_{P1}, S_{P2}, legs in parallel, as shown in Figure 3. Each leg is composed of four switches (S_{P1}, S_{P2}, S_{P3}) , and S_{P4} (P = A, B, C)), shares the DC link, and the upper output node (PU) and lower output node (PU) and lower output node (PL) are connected to the output capacitor through the DC inductor. The output current I_O of the three-parallel three-level DC–DC converter is expressed by The output current I_O or the three-parallel three-level DC-DC converter is expressed by
Equation (6), which is the sum of the DC inductor currents $I_{dc,P}$ of each leg. By rearranging
Equations (2), (3), and (6), the out $Equation (c)$, which is the sum of the D exhibited current $f_{ulc,P}$ or each c_{glc} , by retardinging Equations (2), (3), and (6), the output current for the upper and lower DC inductors can be expressed by Equations (7) and (8), respectively.

$$
I_O = I_{dc.A} + I_{dc.B} + I_{dc.C}
$$
 (6)

$$
\left(\frac{1}{3}L_{dc}\right)\frac{d}{dt}I_O = \frac{V_{UO.A} + V_{UO.B} + V_{UO.C}}{3} - V_{G_{dc}O} - V_O/2\tag{7}
$$

$$
\left(\frac{1}{3}L_{dc}\right)\frac{d}{dt}I_O = -\frac{V_{LO.A} + V_{LO.B} + V_{LO.C}}{3} + V_{G_{dc}O} - V_O/2\tag{8}
$$

where $V_{UO.P}$ is the upper node output voltage of each leg and $V_{LO.P}$ is the lower node output of each leg.

Figure 3. Circuit configuration of three-parallel three-level DC–DC converter. **Figure 3.** Circuit configuration of three-parallel three-level DC–DC converter.

The output current is rearranged from Equations (7) and (8) to Equation (9), and Equation (9) is rearranged to Equation (10) through the switching state of the three-parallel Equation (3) is retardinged to Equation (10) disagreement systems of the time parameter three-level DC–DC converter and Equation (1). *i* represents the number of turned-on switches among the three top switches (S_{P1}) and *j* represents the number of turned-on switches among the three bottom switches (S_{P4}) .

$$
\frac{d}{dt}I_O = \frac{1}{2L_{dc}}\{ (V_{UO.A} + V_{UO.B} + V_{UO.C}) - (V_{LO.A} + V_{LO.B} + V_{LO.C}) - 3V_O \}
$$
(9)

$$
\frac{d}{dt}I_O = \frac{V_{DC}}{2L_{dc}} \left\{ \frac{1}{2}(i+j) - 3D \right\} i, j = 0, 1, 2, 3
$$
\n(10)

The N-type interleaved PWM is a general PWM method for the three-parallel three-The N-type interleaved PWM is a general PWM method for the three-parallel three-level DC–DC converter [\[14\]](#page-15-4). Based on the uppermost switch S_{A1} of the A-leg, the N-type interleaved PWM is turned on in the order of switches S_{A1} , S_{A4} , S_{B1} , S_{B4} , S_{C1} , S_{C4} , and has a an interleaved angle of $60°$. Figure [4](#page-4-0) shows the switching state according to the output an interleaved angle of $60°$. Figure 4 shows the switching state according to the output whenever a large of ∞ . I gave a shows the switching state according to the expansion (0~1/6, 1/6) voltage duty ratio during the switching period. It is divided into six regions (0~1/6, $1/6~2/6$, $2/6~3/6$, $3/6~4/6$, $4/6~5/6$, and $5/6~1$), depending on the output voltage duty ratio and the number of switches that are turned on together. In Figure [4,](#page-4-0) the N-type interleaved PWM is composed of 12 switching states during the switching period. Since Equation (5) and Equation (10) represent the change in the inductor current and output current according to the switching state of the three-parallel three-level DC–DC converter, respectively, the DC inductor current ripple $\Delta I_{dc,P}$ and output current ripple ΔI_O according to each region can be represented as shown in Equation (11), by combining Equation (5), Equation (10), and the time when each switching state is applied. Each current ripple is affected by the output voltage duty ratio, the inductance of the DC inductor, the switching frequency f_{sw} , and the DC link voltage.

Figure 4. PWM according to pole voltage duty ratio (N-type interleaved PWM).

⎪

 $\frac{1}{\sqrt{2\pi}}\left(\frac{1}{\sqrt{2\pi}}\right)^{1/2}$

$$
\Delta I_{dc.P} = \begin{cases}\n\frac{-18 \cdot D^2 + 15 \cdot D}{36 \cdot L_{dc} \cdot f_{sw}} \cdot V_{DC}, & 0 \le D \le \frac{1}{6} \\
\frac{-18 \cdot D^2 + 21 \cdot D - 1}{36 \cdot L_{dc} \cdot f_{sw}} \cdot V_{DC}, & \frac{1}{6} \le D \le \frac{2}{6} \\
\frac{-18 \cdot D^2 + 15 \cdot D + 1}{36 \cdot L_{dc} \cdot f_{sw}} \cdot V_{DC}, & \frac{2}{6} \le D \le \frac{3}{6} \\
\frac{-18 \cdot D^2 + 21 \cdot D - 2}{36 \cdot L_{dc} \cdot f_{sw}} \cdot V_{DC}, & \frac{3}{6} \le D \le \frac{4}{6} \\
\frac{-18 \cdot D^2 + 21 \cdot D - 2}{36 \cdot L_{dc} \cdot f_{sw}} \cdot V_{DC}, & \frac{3}{6} \le D \le \frac{4}{6} \\
\frac{-18 \cdot D^2 + 21 \cdot D - 2}{36 \cdot L_{dc} \cdot f_{sw}} \cdot V_{DC}, & \frac{4}{6} \le D \le \frac{5}{6} \\
\frac{-18 \cdot D^2 + 21 \cdot D - 3}{36 \cdot L_{dc} \cdot f_{sw}} \cdot V_{DC}, & \frac{5}{6} \le D \le 1\n\end{cases}\n\begin{cases}\n\frac{-6 \cdot D^2 + D}{4 \cdot L_{dc} \cdot f_{sw}} \cdot V_{DC}, & 0 \le D \le \frac{1}{6} \\
\frac{-18 \cdot D^2 + 21 \cdot D - 2}{4 \cdot L_{dc} \cdot f_{sw}} \cdot V_{DC}, & \frac{1}{6} \le D \le \frac{3}{6} \\
\frac{-6 \cdot D^2 + 7 \cdot D - 2}{4 \cdot L_{dc} \cdot f_{sw}} \cdot V_{DC}, & \frac{3}{6} \le D \le \frac{4}{6} \\
\frac{-18 \cdot D^2 + 21 \cdot D - 3}{4 \cdot L_{dc} \cdot f_{sw}} \cdot V_{DC}, & \frac{5}{6} \le D \le 1\n\end{cases}\n\tag{11}
$$

⎪

4⋅ௗ ⋅ ௦௪

6

From Equation (11), the normalized DC inductor current ripple according to the duty From Equation (11), the normalized DC inductor current ripple according to the duty ratio is shown in Figure [5a](#page-5-0). When the duty ratio is 5/12 or 7/12, the DC inductor current ratio is shown in Figure 5a. When the duty ratio is 5/12 or 7/12, the DC inductor current ripple reaches its maximum, as shown in Equation (12) , and the DC inductor current ripple reaches its maximum, as shown in Equation (12) , and the DC inductor current ripple If Figure [5a](#page-5-0) is normalized based on Equation (12). In addition, the normalized output current ripple according to the duty ratio is shown in Figure [5b](#page-5-0). When the duty ratio is current ripple according to the duty ratio is shown in Figure 5b. When the duty ratio is $1/12$, $3/12$, $5/12$, $7/12$, $9/12$, or $11/12$, the output current ripple shown in Figure [5b](#page-5-0) is maximized, as shown in Equation (13), and the output current ripple shown in Figure [5b](#page-5-0) is normalized based on Equation (13). normalized based on Equation (13).

Figure 5. Ripple current for duty ratio of DC–DC converter at fixed DC link voltage. **Figure 5.** Ripple current for duty ratio of DC–DC converter at fixed DC link voltage.

The performance of the two-stage power conversion system can be improved by minimizing the output current ripple caused by the N-type interleaved PWM, but the maximum value of the inductor current ripple is 11 times larger than the maximum value of the output ripple, and the inductor current ripple generates power loss in the system and the saturation of the DC inductor.

$$
\Delta I_{dc.max} = \frac{11}{96} \cdot \frac{V_{DC}}{L_{dc} f_{sw}}, \ D = \frac{5}{12}, \frac{7}{12} \tag{12}
$$

$$
\Delta I_{O.max} = \frac{1}{96} \cdot \frac{V_{DC}}{L_{dc} f_{sw}}, \ D = \frac{1}{12}, \frac{3}{12}, \frac{5}{12}, \frac{7}{12}, \frac{9}{12}, \frac{11}{12} \tag{13}
$$

3. Proposed Current Ripple Reduction Method

Among the parameters that determine the DC inductor current ripple and output current ripple of the three-parallel three-level DC–DC converter in Equation (11), the inductance of the DC inductor and switching frequency are those determined at the stage of the system design and manufacture. Thus, the inductance and frequency are difficult to change and their range is limited during the control of the system. However, since the output voltage duty ratio and DC link voltage can be controlled in real time through the existing PI controller applied in the DC–DC converter and PWM converter, the output

6

voltage duty ratio and DC link voltage are required to reduce the DC inductor current ripple and output current ripple.

In addition, since the two-stage power conversion system in this paper is applied to applications such as a battery simulator and DC power supply, the DC voltage required by the DUT or the upper controller, such as the battery model, becomes the output voltage command of the voltage controller in the DC–DC converter. Therefore, the output voltage of the DC-DC converter is a fixed value that cannot be arbitrarily changed, and Equation (11), which includes the variable output voltage duty ratio and DC link voltage,
 $\frac{1}{10}$ can be represented by Equation (14) through Equation (1). Equation (14) determines the \overline{C} DC inductor current ripple and output current ripple according to the output voltage duty
ducts of the DC DC inductor and suite frequency and stage duty ratio of the DC–DC converter, regardless of the output voltage condition of the two-stage power conversion system. From Equation (14), the DC inductor current ripple and output current ripple, with respect to the duty ratio, can be expressed as the normalized graph in Figure [6a](#page-6-0),b, respectively. The maximum values of the DC inductor current ripple and (45) output current ripple are shown in Equations (15) and (16), respectively.

$$
\Delta I_{dc.P} = \begin{cases}\n\frac{-18 \cdot D^2 + 15 \cdot D}{36L_{dc} \cdot f_{sw} \cdot D} \cdot V_O, & 0 \leq D \leq \frac{1}{6} \\
\frac{-18 \cdot D^2 + 21 \cdot D - 1}{36 \cdot L_{dc} \cdot f_{sw} \cdot D} \cdot V_O, & \frac{1}{6} \leq D \leq \frac{2}{6} \\
\frac{-18 \cdot D^2 + 15 \cdot D + 1}{36 \cdot L_{dc} \cdot f_{sw} \cdot D} \cdot V_O, & \frac{2}{6} \leq D \leq \frac{3}{6} \\
\frac{-18 \cdot D^2 + 15 \cdot D + 1}{36 \cdot L_{dc} \cdot f_{sw} \cdot D} \cdot V_O, & \frac{3}{6} \leq D \leq \frac{4}{6} \\
\frac{-18 \cdot D^2 + 15 \cdot D - 2}{36 \cdot L_{dc} \cdot f_{sw} \cdot D} \cdot V_O, & \frac{4}{6} \leq D \leq \frac{4}{6} \\
\frac{-18 \cdot D^2 + 15 \cdot D + 2}{36 \cdot L_{dc} \cdot f_{sw} \cdot D} \cdot V_O, & \frac{4}{6} \leq D \leq \frac{5}{6} \\
\frac{-18 \cdot D^2 + 15 \cdot D + 2}{36 \cdot L_{dc} \cdot f_{sw} \cdot D} \cdot V_O, & \frac{4}{6} \leq D \leq \frac{5}{6} \\
\frac{-18 \cdot D^2 + 21 \cdot D - 3}{36 \cdot L_{dc} \cdot f_{sw} \cdot D} \cdot V_O, & \frac{5}{6} \leq D \leq 1 \\
\frac{-6 \cdot D^2 + 7 \cdot D - 2}{4 \cdot L_{dc} \cdot f_{sw} \cdot D} \cdot V_O, & \frac{4}{6} \leq D \leq \frac{5}{6}\n\end{cases} (14)
$$

$$
\Delta I_{dc.P} = \frac{5}{12} \cdot \frac{V_{DC}}{L_{dc} f_{sw}}, \quad D = 0 \tag{15}
$$

$$
\Delta I_O = \frac{1}{4} \cdot \frac{V_{DC}}{L_{dc} f_{sw}}, \ D = 0 \tag{16}
$$

Figure 6. Ripple current for duty ratio of DC–DC converter at fixed DC link voltage. **Figure 6.** Ripple current for duty ratio of DC–DC converter at fixed DC link voltage.

 $\frac{1}{2}$ the m The characteristics of the DC inductor current if
the most improvement when the duty ratio is 1. How
expanded to 1, then linear modulation is impossible. 1 1 The characteristics of the DC inductor current ripple and output current ripple show $\frac{1}{2}$ $\frac{1}{2}$ followed to 1, then the modulation is impossible due to the entinge in the duty ratio due
to the load. Therefore, the DC–DC converter should be controlled by the output voltage
duty ratio in which the output current ripple $\frac{1}{2}$ duty ratio, in which the output current ripple becomes zero that the DC matacor current
ripple is minimized. This method is proposed to control the output voltage duty ratio of
the DC−DC converter to 5/6 through the DC li the DC–DC converter to 5/6 through the DC link voltage control of the PWM converter. Į duty ratio, in which the output current ripple becomes zero and the DC inductor current $\frac{2}{\gamma}$ the most improvement when the duty ratio is 1. However, if the output voltage duty ratio is
controlled to 1, then linear medulation is improvible due to the change in the duty ratio due −18 ⋅ ^ଶ +9⋅−1 2 controlled to 1, then linear modulation is impossible due to the change in the duty ratio due

The PWM converter cannot control DC link voltage smaller than the voltage rectified
from the three-phase grid voltage, so it is impossible to keep the output voltage duty ratio The PWM converter cannot cont
from the three-phase grid voltage, so at 5/6 in all ranges of the DC voltage output from the DC–DC converter. Therefore, if the frie P wish converter cannot control DC link voltage smaller than the voltage rectified
from the three-phase grid voltage, so it is impossible to keep the output voltage duty ratio DC link voltage command, which is 6/5 times the output voltage command, is less than the minimum DC link voltage *VDC.min*, the output current ripple determining the output voltage ripple of the two-stage power conversion system is controlled at 0, and the DC inductor current ripple is minimized by controlling the DC link voltage, which is 6/4 times the output voltage. In this way, the PWM converter is controlled by the DC link voltage command, in which the output voltage duty ratio of the DC–DC converter becomes 5/6, 4/6, 3/6, 2/6, and 1/6 to minimize the DC inductor current ripple and output current ripple within the range that the PWM converter can control the DC link voltage.

Figure [7](#page-7-0) shows a control block diagram of the two-stage power conversion system, including the proposed operation method. The three-phase three-level NPC converter and three-parallel three-level DC–DC converter have a structure in which the voltage controller and current controller using the PID control are formed in series, respectively. Additionally, the upper controller outputs the output voltage command of the DC–DC converter according to each mode depending on the application of the two-stage power conversion system, such as the battery simulator, DC power supply, and battery charger. The output voltage command is input into the voltage controller of the DC–DC converter. Additionally, 6/5, 6/4, . . ., and 6 multiples of the output voltage command are compared with the minimum DC link voltage of the PWM converter and converted into the DC link voltage command according to priority, in order to reduce the DC inductor current ripple without increasing the output current ripple. Using the proposed operation method, the DC link voltage command is input into the voltage controller of the PWM converter.

Figure 7. The control block diagram of the two-stage power conversion system, including the posed operation method. proposed operation method.

4. Simulation Results 4. Simulation Results

The effectiveness of the proposed two-stage power conversion system is demonstrated by various simulations through MATLAB Simulink. The system specifications of these simulations are shown in [Ta](#page-8-0)ble 1, and they are the same as the system specifications used in the experiments. The switching frequency and current control frequency of the PWM converter and DC–DC converter are 50 kHz, and the voltage controller of each converter is controlled at 5 kHz.

In this paper, the DC output voltage command of the DC–DC converter is set as the ramp input, increasing from 275 V to 420 V, to output a voltage in the general range of the electric vehicle battery. Figure [8a](#page-8-1) shows the simulation results for the voltage command, output voltage, DC inductor current, and DC link voltage of the two-stage power conversion system, when the DC link voltage is constantly controlled to 504 V through the PWM converter as the general operation method of the system. Since the DC link voltage is constant and the output voltage increases, the output voltage duty ratio of the DC–DC converter increases. Accordingly, the inductor current decreases according to the increasing output voltage. However, the DC inductor current is very large when the voltage and duty ratio are low.

Figure 8. The simulation results with constant DC link voltage and no load: (a) when output voltage age changes from 275 V to 420 V (10 ms/div); and (**b**) when output voltage is 320 V (20 us/div) changes from 275 V to 420 V (10 ms/div); and (**b**) when output voltage is 320 V (20 us/div).

Figure [8b](#page-8-1) shows an enlarged waveform from Figure [8a](#page-8-1) when the DC–DC converter Figure 8b shows an enlarged waveform from Figure 8a when the DC–DC converter output voltage becomes 320 V. From Equation (14), the DC inductor current ripple calculated through the system parameters and input/output voltage of the DC–DC converter is about 5.71 A. The simulated DC inductor current ripple is also almost the same as the calculated ripple magnitude. calculated ripple magnitude.

Figure 9[a i](#page-9-0)llustrates the simulation results when the DC link voltage is properly controlled according to the output voltage by using the proposed method. The DC link age is controlled from 330 V to 504 V as the output voltage increases from 275 V to 420 V. voltage is controlled from 330 V to 504 V as the output voltage increases from 275 V to 420 V. The DC inductor current ripple significantly decreases at a low output voltage compared The DC inductor current ripple significantly decreases at a low output voltage compared to Figure [8a.](#page-8-1) The duty ratio is maintained, but the DC inductor current ripple gradually to Figure 8a. The duty ratio is maintained, but the DC inductor current ripple gradually increases because the output voltage increases. When the output voltage becomes 420 V, increases because the output voltage increases. When the output voltage becomes 420 V, the DC link voltage becomes 504 V, as in Fig[ure](#page-8-1) $8a$, and the DC inductor current ripple is also the same. Fig[ur](#page-9-0)e 9b shows the enlarged waveform of the DC inductor current at the point

Table 1. System specifications.

DC-DC Converter
Voltage Command 420[V] DC-DC Converter $-275[V]$ Output Voltage m $+5[A]$ **DC-DC Converter** $0[A]$ **Inductor Curren** Н └ $-5[A]$ $\frac{1}{204}$ For $\frac{1}{204}$ $\frac{1}{2}$ 330(V) (**a**) $+2[A]$ **DC-DC Converte** $0[A]$ $-2[A]$ $r_{20[us]}$ (**b**)

where the DC-DC converter output voltage becomes 320 V in Figure [9a](#page-9-0). The calculated DC inductor current ripple is about 2.13 A, and the simulation result is also about the same.

also the same ϵ the same ϵ shows the enlarged waveform of the DC inductor current at the DC inductor curren

Figure 9. The simulation results when using the proposed method and with no load: (a) when output voltage changes from 275 V to 420 V (10 ms/div); and (**b**) when output voltage is 320 V (20 us/div). us/div)

Figure 9. The simulation results when using the proposed method and with no load: (**a**) when

same simulated conditions of Figur[es](#page-9-0) 8 and 9 , respectively. Even though the DC inductor current is increased by the load, the DC inductor current ripple is almost identical to that in Figures 8 and 9 under no load conditions. Figures [10](#page-9-1) and [11](#page-10-0) show the simulation results when adding a 120 Ω load under the

Figure 10. The simulation results with constant DC link voltage and 120 Ω load: (**a**) when out voltage changes from 275 V to 420 V (10 ms/div); and (b) when output voltage is 320 V (20 us/div). **Figure 10.** The simulation results with constant DC link voltage and 120 Ω load: (**a**) when output voltage changes from 275 V to 420 V (10 ms/div); and (**b**) when output voltage is 320 V (20 us/div).

5. Experimental Results 5. Experimental Results 5. Experimental Results

The validity of the proposed method was confirmed through the simulations. To further confirm the simulation results, we set up experiments with the two-stage power conversion system including the three-phase three-level NPC converter and the three-
 $\frac{11}{10}$ and $\frac{1}{10}$ and parallel three-level DC-DC converter, as shown in Figure 12. This setu[p c](#page-10-1)onsisted of three power converter modules, AC inductors, DC–DC converter output capacitors, and a board. control board. The validity of the proposed method was confirmed through the simulations. To furthe vandity of the proposed method was committed throught the simulations. The vandity of the proposed method was confirmed throught the simulations.

 θ **Figure 12.** θ **1 Figure 12.** 20kW two-stage power conversion system configuration. **Figure 12.** 20 kW two-stage power conversion system configuration.

PWM converter. DC inductors, current sensors, and DC link capacitors were also included in the module. The power semiconductor switch used for the PWM converter and DC-DC converter was CREE's all-silicon carbide MOSFET Half-Bridge Module CAS120M12BM2. As [sho](#page-11-0)wn in Figure 13b, the system was controlled by the control board, including TI's MCU TMS320F28377D and ALTERA's FPGA EP4CE40F23I8LN. As shown in Figure [13](#page-11-0)a, each module consisted of one leg of the DC–DC converter As shown in Figure 13a, each module consisted of one leg of the DC–DC converter and

Figure 13. Converter module and control board. **Figure 13.** Converter module and control board.

Details of the system parameters are shown in Table [1.](#page-8-0) The switching frequency and exams of the system parameters are shown in Table 1. The switching nequency and current control frequency of the PWM converter and DC–DC converter were 50 kHz, as in the simulations. The voltage controller of each converter was also controlled at 5 kHz.

Figure [14a](#page-11-1) shows the experimental results under a constant DC link voltage with no load. The operation sequence was the same as in Figure [8a](#page-8-1), but the experiments were formed at 1 s/division, unlike the simulation, to minimize the effect of the transient state of the transient state $\frac{1}{2}$ performed at 1s/division, unlike the simulation, to minimize the effect of the transient state of the DC-DC converter voltage control. Through this operation, the average of the DC inductor current under no load conditions was zero. Figure [14a](#page-11-1) represents the same experimental results, except with the average DC inductor current. Figure [14b](#page-11-1) illustrates the DC inductor current with a DC link voltage of 320V; the difference from the calculated ripple magnitude is larger [th](#page-8-1)an the simulation results in Figure 8b. This difference was caused by the voltage drop component of the system, the dead time of the switch, the tolerance of the DC inductor, and so on. tolerance of the DC inductor, and so on.

Figure 14. The experimental results with constant DC link voltage and no load: (**a**) when output voltage changes from 275 V to 420 V (1 s/div); and (**b**) when output voltage is 320 V (20 us/div).

Figure [15a](#page-12-0) shows the experimental results when using the proposed method with no load. The operation sequence and the experimental results were the same as in Figure [9a](#page-9-0), except for the average DC inductor current. Figure 15b illustrates the DC inductor current under a DC link voltage of 320V, and the difference from the calculated ripple magnitude is larger than the simulation results in Figure 9b. However, since the magnitude of the current ripple was reduced by less than half compared to Figure [14b](#page-11-1) when controlled by the constant DC link voltage, it can be confirmed that the proposed method was effective at $\frac{1}{2}$ reducing the current ripple. Additionally, the inductance of the DC inductor was inversely proportional to the magnitude of the current ripple, as shown in Equation (14). Therefore, t_{F} is the proposed method could reduce the inductance of the DC inductor as much as the t_{F} current ripple decreased under the condition that the maximum magnitude of the current ripple was the same.

Figure 15. The experimental results when using the proposed method with no load: (a) when output voltage changes from 275 V to 420 V (1 s/div); and (**b**) when output voltage is 320 V (20 us/div).

Figures [16](#page-13-0) and [17](#page-13-1) show the experimental results of adding a 120 Ω load under the experimental conditions of Figures [14](#page-11-1) and [15,](#page-12-0) respectively. Even though the average of the DG in declared average of almost identical to that in Figures [14](#page-11-1) and [15](#page-12-0) under no load conditions. Therefore, the proposed method was also proven to be valid for DC inductor current ripple reduction posed method was also proven to be valid for DC inductions. the DC inductor current increased with the load, the DC inductor current ripple was

Figure 16. The experimental results in the condition of the constant DC link voltage and 120 Ω load: (a) when output voltage changes from 275 V to 420 V (1 s/div); and (b) when output voltage is 320 V $(20 \text{ us}/\text{div})$.

Figure 17. The experimental results when using the proposed method and with 120 Ω load: (a) when when output voltage changes from 275 V to 420 V (1 s/div); and (**b**) when output voltage is 320 V (1 s/div); and (**b**) $\frac{1}{2}$ output voltage changes from 275 V to 420 V (1 s/div); and (b) when output voltage is 320 V $(20 \text{ us}/\text{div}).$

6. Conclusions

In this paper, an operation method was proposed to reduce the DC inductor current ripple in a two-stage power conversion system consisting of a three-phase three-level NPC converter and a three-parallel three-level DC–DC converter. To this end, this paper analyzed the DC inductor current ripple and output current ripple according to the output voltage duty ratio of the DC–DC converter controlled by the N-type interleaved PWM. Through this analysis, the DC inductor current ripple and output current ripple of the DC–DC converter were redefined based on the output voltage required by the load, such as DUT. In addition, the proposed operation method optimally controlled the DC link voltage through the PWM converter to reduce the DC inductor current ripple, without increasing the output current ripple that caused the output voltage ripple. Since the proposed method can be used together with existing methods, it is possible to improve the ripple reduction performance or reduce the inductor size. Through the simulation and experimental results based on the two-stage power conversion system, the proposed method reduced the magnitude of the DC inductor current ripple by less than half compared to the general operating method, and the effectiveness of the proposed method was proven. Based on the research in this paper, the effect of DC inductor tolerance on current ripple needs to be further discussed.

Author Contributions: Conceptualization, J.-M.K.; methodology, H.-J.K.; software, H.-J.K.; validation, Y.-D.S.; formal analysis, H.-J.K.; investigation, Y.-M.P. and J.-B.K.; resources, Y.-M.P.; data curation, Y.-M.P. and Y.-D.S.; writing—original draft preparation, H.-J.K. and Y.-M.P.; writing—review and editing, H.-J.K., and J.-M.K.; visualization, H.-J.K. and J.-B.K.; supervision, J.-M.K.; project administration, J.-Y.L. and J.-M.K.; funding acquisition, J.-Y.L. and J.-M.K. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by the KERI Primary research program of MSIT/NST (No. 23A01050).

Data Availability Statement: Not applicable.

Acknowledgments: This research was supported by the Korea Electrotechnology Research Institute (KERI) primary research program through the National Research Council of Science and Technology (NST) funded by the Ministry of Science and ICT (MSIT) (No. 23A01050).

Conflicts of Interest: The authors declare no conflict of interest.

References

- 1. Benzaquen, J.; He, J.; Mirafzal, B. Toward more electric powertrains in aircraft: Technical challenges and advancements. *CES Trans. Electr. Mach. Syst.* **2021**, *5*, 177–193. [\[CrossRef\]](https://doi.org/10.30941/CESTEMS.2021.00022)
- 2. Inal, O.B.; Charpentier, J.F.; Deniz, C. Hybrid power and propulsion systems for ships: Current status and future challenges. *Renew. Sustain. Energy Rev.* **2022**, *156*, 111965. [\[CrossRef\]](https://doi.org/10.1016/j.rser.2021.111965)
- 3. Fard, M.T.; He, J.; Huang, H.; Cao, Y. Aircraft Distributed Electric Propulsion Technologies-A Review. *IEEE Trans. Transp. Electrif.* **2022**, *8*, 4067–4090. [\[CrossRef\]](https://doi.org/10.1109/TTE.2022.3197332)
- 4. Ku, H.K.; Park, C.H.; Kim, J.M. Full Simulation Modeling of All-Electric Ship with Medium Voltage DC Power System. *Energies* **2022**, *15*, 4184. [\[CrossRef\]](https://doi.org/10.3390/en15124184)
- 5. Paul, S.; Chang, J. Fast model-based design of high performance permanent magnet machine for next generation electric propulsion for urban aerial vehicle application. *CES Trans. Electr. Mach. Syst.* **2021**, *5*, 143–151. [\[CrossRef\]](https://doi.org/10.30941/CESTEMS.2021.00018)
- 6. Lee, J.Y.; Lee, J.H.; Nguyen, T.K. Axial-flux permanent-magnet generator design for hybrid electric propulsion drone applications. *Energies* **2021**, *14*, 8509. [\[CrossRef\]](https://doi.org/10.3390/en14248509)
- 7. Hidalgo-León, R.; Urquizo, J.; Litardo, J.; Jácome-Ruiz, P.; Singh, P.; Wu, J. Li-ion battery discharge emulator based on three-phase interleaved DC–DC boost converter. In Proceedings of the 2019 IEEE 39th Central America and Panama Convention (CONCAPAN XXXIX), Guatemala City, Guatemala, 20–22 November 2019.
- 8. Klitzing, J.V.; Schäfer, U. A highly dynamic 600 V/300 a battery emulator for testing of automotive electric drive trains. In Proceedings of the 2021 23rd European Conference on Power Electronics and Applications (EPE'21 ECCE Europe), Virtual, 6–10 September 2021.
- 9. Daniil, N.; Drury, D. Investigation and validation of methods to implement a two-quadrant battery emulator for power Hardwarein-the-Loop Simulation. In Proceedings of the IECON 2016 42nd Annual Conference of the IEEE Industrial Electronics Society, Florence, Italy, 23–26 October 2016.
- 10. Choi, S.C.; Lee, J.H.; Noh, Y.S.; Kim, D.Y.; Kim, B.J.; Won, C.Y. Load and source battery simulator based on Z-source rectifier. *IEEE Trans. Power Electron.* **2016**, *32*, 6119–6134. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2016.2617742)
- 11. König, O.; Hametner, C.; Prochart, G.; Jakubek, S. Battery emulation for power-HIL using local model networks and robust impedance control. *IEEE Trans. Ind. Electron.* **2013**, *61*, 943–955. [\[CrossRef\]](https://doi.org/10.1109/TIE.2013.2253070)
- 12. Lee, P.W.; Lee, Y.S.; Cheng, D.K.; Liu, X.C. Steady-state analysis of an interleaved boost converter with coupled inductors. *IEEE Trans. Ind. Electron.* **2000**, *47*, 787–795. [\[CrossRef\]](https://doi.org/10.1109/41.857959)
- 13. Zhang, X.; Mattavelli, P.; Boroyevich, D. Impact of interleaving on input passive components of paralleled DC–DC converters for high power PV applications. In Proceedings of the 2012 15th International Power Electronics and Motion Control Conference, Novi Sad, Serbia, 4–6 September 2012.
- 14. Lu, S.; Mu, M.; Jiao, Y.; Lee, F.C.; Zhao, Z. Coupled inductors in interleaved multiphase three-level DC–DC converter for high-power applications. *IEEE Trans. Power Electron.* **2015**, *31*, 120–134. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2015.2398572)
- 15. Tan, L.; Zhu, N.; Wu, B. An integrated inductor for eliminating circulating current of parallel three-level DC–DC converter-based EV fast charger. *IEEE Trans. Ind. Electron.* **2015**, *63*, 1362–1371. [\[CrossRef\]](https://doi.org/10.1109/TIE.2015.2496904)
- 16. Cuzner, R.M.; Bendre, A.R.; Faill, P.J.; Semenov, B. Implementation of a non-isolated three level DC/DC converter suitable for high power systems. In Proceedings of the 2007 IEEE Industry Applications Annual Meeting, New Orleans, LA, USA, 23–27 September 2007.
- 17. Ilic, M.; Hesterman, B.; Maksimovic, D. Interleaved zero current transition three-level buck converter. In Proceedings of the Twenty-First Annual IEEE Applied Power Electronics Conference and Exposition, Dallas, TX, USA, 19–23 March 2006.
- 18. Jung, J.H.; Hwang, S.I.; Kim, J.M. A common-mode voltage reduction method using an active power filter for a three-phase three-level NPC PWM converter. *IEEE Trans. Ind. Appl.* **2021**, *57*, 3787–3800. [\[CrossRef\]](https://doi.org/10.1109/TIA.2021.3053216)
- 19. Park, B.G.; Lee, J.W.; An, M.H.; Kwon, S.M.; Kim, J.W. Simple fault-tolerant control using unified voltage modulation for Active Neutral Point Clamped (ANPC) three-level inverter. In Proceedings of the 2018 IEEE 18th International Power Electronics and Motion Control Conference (PEMC), Budapest, Hungary, 26–30 August 2018.

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.