



# *Article* **A New Cascaded Multilevel Inverter for Modular Structure and Reduced Passive Components**

**Durbanjali Das <sup>1</sup> , Bidyut Mahato 2,\*, Bikramaditya Chandan <sup>3</sup> , Hitesh Joshi <sup>2</sup> , Kailash Kumar Mahto <sup>1</sup> , Priyanath Das <sup>1</sup> , Georgios Fotis 4,5,[\\*](https://orcid.org/0000-0003-1684-8738) , Vasiliki Vita <sup>4</sup> and Michael Mann <sup>6</sup>**

- <sup>1</sup> Department of Electrical Engineering, National Institute of Technology, Agartala 799046, India; durbanjaliee.sch@nita.ac.in (D.D.); kailashee.sch@nita.ac.in (K.K.M.); priyanath.ee@nita.ac.in (P.D.)
- <sup>2</sup> Department of Electrical and Electronics Engineering, Galgotias College of Engineering & Technology, Greater Noida 201310, India; hitesh.20gceben007@galgotiacollege.edu
- <sup>3</sup> Department of Electrical Engineering, Indian Institute of Technology (Indian School of Mines), Dhanbad 826004, India; bikramaditya.19dr0173@ee.iitism.ac.in
- <sup>4</sup> Department of Electrical and Electronics Engineering Educators, ASPETE—School of Pedagogical and Technological Education, 14121 Heraklion, Greece; vasvita@aspete.gr
- <sup>5</sup> Centre for Energy Technologies, Aarhus University, Birk Centerpark 15, Innovatorium, 7400 Herning, Denmark
- <sup>6</sup> Department of Engineering, University of Applied Sciences Aschaffenburg, 63743 Aschafenburg, Germany; michael.mann@th-ab.de
- **\*** Correspondence: bidyut1990@gmail.com (B.M.); gfotis@btech.au.dk (G.F.)

Abstract: In high-power applications, achieving adequate power quality in power converter design is accomplished by utilizing multilevel inverters instead of using two-level and three-level inverters. The device generates a sinusoidal output voltage, which results in reduced total harmonic distortion and lower voltage stress on the switches and leads to lower electromagnetic interference, making it suitable for use in renewable energy applications. However, to illustrate the advantages mentioned above, a significant number of switching devices and DC sources are necessary while raising the voltage levels. This article proposes an asymmetrical voltage generation method, which operates in a ratio of 1:5 and generates 25 levels using 11 power switches. The topology is modular in structure, and each module has a lower component count, which significantly reduces the overall cost. The proposed topology is capable of generating negative output voltage levels without the use of an H-bridge configuration, where only three switches are used to generate any voltage levels. The functionality of the developed module is amended by fixing different voltage values in DC sources. This article also presents a comprehensive examination of the circuit and the functioning of various voltage levels. The advantages of the proposed inverter have been demonstrated by comparative research with the currently existing MLI topologies. Ultimately, both the simulation and experimental findings validated the practical capabilities.

**Keywords:** multilevel inverter; nearest level control; reduced power switches; modularly structure; cascaded

## **1. Introduction**

Multilevel inverters (MLIs) have become increasingly significant in renewable energy systems due to their capacity to generate high-quality power output with minimal harmonic distortion. MLIs effectively transform direct current (DC) from renewable sources into alternating current (AC), thereby increasing compatibility with the power grid and improving overall system efficiency[[1,](#page-21-0)[2](#page-21-1)]. The automotive industry, which plays a crucial role in global economic dynamics, is undergoing a rapid evolution with the emergence of electric vehicles (EVs) and autonomous driving technologies taking the lead  $[3,4]$  $[3,4]$ . Aircraft applications encompass both commercial and military aviation, including passenger transport, cargo delivery, and combat missions. Innovations include advanced materials



**Citation:** Das, D.; Mahato, B.; Chandan, B.; Joshi, H.; Mahto, K.K.; Das, P.; Fotis, G.; Vita, V.; Mann, M. A New Cascaded Multilevel Inverter for Modular Structure and Reduced Passive Components. *Electronics* **2024**, *13*, 3566. [https://doi.org/10.3390/](https://doi.org/10.3390/electronics13173566) [electronics13173566](https://doi.org/10.3390/electronics13173566)

Academic Editors: Ahmed Abu‑Siada and Fabio Corti

Received: 31 May 2024 Revised: 22 August 2024 Accepted: 2 September 2024 Published: 8 September 2024



**Copyright:** © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/) 4.0/).

for lighter, stronger structures, cutting‑edge propulsion systems, and autonomous flight technologies to enhance safety and efficiency[[5\]](#page-21-4). Reactive power compensation makes the power system more efficient by integrating the supply and demand of reactive power, which lowers losses and makes the voltage more stable [\[6](#page-21-5)[–8](#page-21-6)]. It claims its advantages in terms of generating a stepped voltage closer to a sinusoidal shape through several isolated DC sources, dc‑link capacitors, clamping diodes, or capacitors. Several researchers have developed MLIs with novel topologies, carrier-based modulation strategies, and closed-loop control [\[9](#page-21-7)]. Many topologies have originated from traditional cascaded H-bridge MLIs to reduce total components and modulation strategies from phase/level-shifted carrier PWM methods. Over the past few years, there have been notable improvements in the field of electrical engineering, specifically in the areas of circuit design and power electronics  $[10]$ . One of the key innovations that has revolutionized the way electrical sys-tems are constructed and operated is the H-bridge configuration [\[11](#page-21-9)]. The H-bridge, a fundamental component in power electronics, enables efficient control of voltage polarity and magnitude, making it indispensable in a wide range of applications including motor control,power conversion, and renewable energy systems  $[12,13]$  $[12,13]$  $[12,13]$  $[12,13]$ . Moreover, the comparative analysis of circuits with and without H‑bridge configurations is incorporated as well. The H-bridge structure is used in circuits that are specifically designed for renewable energy applications. This design incorporates a revolutionary multisource switching capacitor architecture, as described in references  $[14–16]$  $[14–16]$  $[14–16]$ . By using low-power semiconductor switches and capacitors, this system utilizes a binary charging/discharging algorithm with series/parallel modes. As a result, it eliminates the requirement for circuit balance. Notably, it integrates a dual-input nine-level inverter featuring trinary voltage ratios to minimize active switches, augmenting reactive power capability through the integration of bidirectional switches. In addition, it demonstrates a switched capacitor module that produces voltage sources with 9 levels and 21 levels. This eliminates the need for H-bridge operation and reduces the use of high‑blocking voltage switches. Furthermore, a tapped source stack (TSS) and a modified H-bridge inverter are proposed to function in a single stage, buttressed by multicarrier pulse width modulation implementation. This innovative MLI optimizes switch count for targeted voltage levels, pledging a higher voltage output with fewer components and bolstered performance, while concomitantly curtailing overall power device requisites, size, cost, and intricacy [\[17](#page-21-14),[18\]](#page-21-15). In contrast, several different MLI topologies are presented for renewable energy applications. For example, a cascaded structure with three DC sources and bidirectional switches requires an H-bridge inverter for polarity reversal, indicating potential in photovoltaic (PV) applications. Another topology, employing four DC sources with bidirectional and unidirectional switches, achieves high-quality output voltage yet demands a surplus of switching devices. Moreover, a structure employing five DC sources and twelve switches yields stepped voltage, accentuating the utilization of bidirectional switches with high blocking voltage. An innovative modified matrix structure MLI heightens output levels via a flexible configuration, thereby diminishingthe number of switching devices [[19–](#page-21-16)[23\]](#page-21-17). These advancements portend efficient utilization of renewable energy with enhanced voltage control and diminished component complexity.

This research paper deals with a new topology with asymmetric DC sources, and the novelty of the MLI can be summarized as follows:

- (a) It employs eleven switches and four DC sources to generate a waveform with 25 levels of output voltage.
- (b) The proposed MLI does not require an H-bridge for negative polarity generation.
- (c) The proposed topology was initially modeled and simulated using the MATLAB/ Simulink 2019b platform.
- (d) A 25-level inverter is proposed, simulated, and designed in the laboratory. The experimental results validate the smooth operation of the inverter.
- (e) Only three switches are conducted to generate any voltage levels.

(f) The staircase waveform enhances power quality and lowers overall total harmonic distortion (THD). distortion (THD). distortion (THD).

This article is organized into distinct sections. Section [2](#page-2-0) methodically summarizes the developed topology. Section [3](#page-8-0) offers a comprehensive review of existing topologies, setting the stage for comparative analysis. Following this, Section [4](#page-12-0) presents the empirical results obtained through simulation and experimentation. Finally, Section  $5$  encapsulates  $\,$ the conclusions drawn from the study, highlighting the significance of the findings and avenues for future research. avenues for future research. avenues for future research.

## <span id="page-2-0"></span>**2. Proposed Modular Structure Topology 2. Proposed Modular Structure Topology 2. Proposed Modular Structure Topology**

In this structure, four DC sources and eleven power switches are employed to gener-ate 25 voltage levels across the output. Figure [1](#page-2-1) depicts the circuit configuration, where a DC voltage ratio of 1:5 is employed to generate 25 voltage level outputs. The proposed DC voltage ratio of 1:5 is employed to generate 25 voltage level outputs. The proposed topology is designed to function with various magnitudes of source voltage in order to topology is designed to function with various magnitudes of source voltage in order to achieve high voltage levels. Switches  $T_1 - T_6$  are only unidirectional, while switches  $T_7 - T_{11}$ are bidirectional. The proposed topology can be easily extended in a modular structure to are bidirectional. The proposed topology can be easily extended in a modular structure to generate n levels of output voltage, as depicted in Figure [2](#page-2-2). generate n levels of output voltage, as depicted in Figure 2. generate n levels of output voltage, as depicted in Figure 2. ate 25 voltage levels across the output. Figure 1 depicts the circuit configuration, where DC voltage ratio of 1:5 is employed to generate 25 voltage level outputs. The proposed topology is designed to function with various magnitudes of source voltage in order to achieve high voltage levels. Switches T<sub>1</sub>–T<sub>1</sub><sup>6</sup> are only unidirectional, while switches T<sub>7</sub>–T<sub>11</sub><sup>6</sup> are only unit to the switches T7–T11<sup>1</sup> are bias bidirectional. The proposed topology can be easily extended in  $\Gamma$  is modular structure to expansion be easily extended in  $\Gamma$  is much as

<span id="page-2-1"></span>

<span id="page-2-2"></span>**Figure 1.** Proposed 25−level inverter configuration. **Figure 1.** Proposed 25*−*level inverter configuration. **Figure 1.** Proposed 25−level inverter configuration.



**Figure 2.** Generalized modular structure of proposed MLI. **Figure 2.** Generalized modular structure of proposed MLI. **Figure 2.** Generalized modular structure of proposed MLI.

The bidirectional switches are derived from the common emitter configuration of two unidirectional IGBTs, utilizing a single gate driver circuit to provide cost‑effective real‑time 2 +2 V*dc* ✔ ✖ ✖ ✔ ✖ ✔ −2 V*dc* 15 implementation [\[7](#page-21-18)]. Table [1](#page-4-0) illustrates the operating mode of the proposed topology. A tick mark (✔) in the table indicates that the corresponding switch is ON for the particular positive voltage level shown in the second column of the table. A cross mark (**×**) signifies that the corresponding switch is switched ON for the negative voltage level represented in the 14th column of the table. The switches  $T_1$ ,  $T_4$ , and  $T_6$  are ON to achieve  $+2$   $V_{dc}$ , as depicted in Mode 2 of Figure [3](#page-3-0), whereas the switches T<sub>2</sub>, T<sub>3</sub>, and T<sub>5</sub> are switched ON to achieve −2 V<sub>dc</sub>, as depicted in Mode [1](#page-4-0)5 in Table 1. Similarly, the switches T<sub>2</sub>, T<sub>9</sub>, and T<sub>10</sub> are switched ON to generate +3  $V_{dc}$ , whereas the switches T<sub>1</sub>, T<sub>9</sub>, and T<sub>11</sub> are switched ON to generate  $-3V_{dc}$ , as depicted in Mode [1](#page-4-0)6 in Table 1. It should be said that only three *Five generate − c i<sub>dc</sub>* as appreced in node form rather? The should be said that only three switches out of eleven switches are operated at a time to generate a particular voltage level.

<span id="page-3-0"></span>

**Figure 3.** Switching states for 25−level inverter (12 positive voltage levels). **Figure 3.** Switching states for 25*−*level inverter (12 positive voltage levels).





<span id="page-4-0"></span>switches are operated at a time to generate a particular voltage level.

Table 1. Different switching states for 25-level inverter: positive level  $(V)$ , negative level  $(X)$ . 이 사이에 대한 사이에 있는 것이 없어서 그 사이에 대한 사<br>이 사이에 대한 사이에 1able 1. Different switching states for 25−lever inverter: positive lever (**v**), hegative leve **Modes State <sup>12345</sup> T<sup>6</sup> T<sup>7</sup> T<sup>8</sup> T<sup>9</sup> T<sup>10</sup> T<sup>11</sup> State Modes 1 able 1.** Different switching states for 25–fever inverter: positive level (■), hegative level (▲). **Modes State T<sup>1</sup> T<sup>2</sup> T3T4T<sup>5</sup> T<sup>6</sup> T<sup>7</sup> T<sup>8</sup> T<sup>9</sup> T<sup>10</sup> T<sup>11</sup> State Modes** Table 1. Different switching states for 25-level inverter: positive level  $(V)$ , negative level  $(X)$ .  $\mathbf{M}$  of Figure 3, whereas the switches T3, and T5 are switched ON to achieve  $\mathbf{M}$ Table 1. Different switching states for  $25$  -level filterief. Positive level ( $\blacktriangledown$ ), negative leve  $M_{\text{max}}$  of  $\sigma$   $\sim$  T<sub>2</sub>,  $\sigma$  and T<sub>3</sub>, and T<sub>3</sub> ally states for  $25$  lever inverter. Positive lever  $\langle \bullet \rangle$ , regarive lever  $\langle \bullet \rangle$ .  $M_1$  of  $T_2$  of  $T_3$  and T<sub>3</sub>, and T<sub>3</sub>, and T<sub>3</sub>, and T<sub>3</sub>, and T<sub>5</sub> are switched ON to achieve  $2$  Vdc, achieve  $2$  $\alpha$ s depicted in Mode 15 in Table 15 in Table 1.  $\alpha$ ).  $\frac{1}{2}$  thing ctates for  $25$  level invertory positive level  $(1)$ , pogative level  $(2)$ Mode 2 of Figure 3, whereas the switches T2, T3, and T<sup>5</sup> are switched ON to achieve −2 Vdc,  $\frac{1}{2}$  to for 25, lovel inverter, negitive level  $\left( \nu \right)$  negative level  $\left( \nu \right)$  $\frac{1}{1}$  of Figure 3, whereas the switches T2, and T5 are switched ON to achieve  $\frac{1}{2}$ Table 1. Different switching states for 25-level inverter: positive level  $(V)$ , negative level  $(X)$ .  $\sim$   $\mu$  of  $\sim$   $\mu$ Table 1. Different switching states for 25—level inverter: positive level ( $\blacktriangledown$ ), negative level ( $\blacktriangledown$ ). ble 1. Different switching states for 25—level inverter: positive level ( $\blacktriangledown$ ), negative level ( $\blacktriangledown$ ). :hing states for 25—level inverter: positive level ( $\blacktriangledown$ ), negative level ( $\blacktriangledown$ ).  $\mu_{\text{G}}\left(\text{G}_{\text{G}}\right)$  IGBTs, utilizing a single gate driver cost-effective real-time  $\frac{1}{2}$  is the model is positive tever  $\frac{1}{2}$ , if  $\frac{1}{2}$  the partie of the proposed topology.  $\Omega$ E directional IGBTs, utilizing a single gate driver cost-effective real-time real-time real-time real-time real- $\sim$  is the inverter. Positive idici $\left(\frac{7}{7}\right)$  in galaxies the operation.  $u_1$  is a single gate driver circuit to provide cost-effective real-time real-ti  $\sum_{i=1}^n$  for  $\sum_{i=1}^n$ . The proposed term  $\sum_{i=1}^n$ 

as depicted in Mode 15 in Table 1. Similarly, the switches T2, T9, and T10 are switched ON to

implementation [7]. Table 1 illustrates the operating mode of the proposed topology. A tick

The proposed structure has the capability of cascading to acquire higher voltage levels. For example, two proposed modules are cascaded to produce 49 levels of voltage in the<br>extent religion. The suitabing as guarantee to aktivis ungives religion levels are be absenced output voltage. The switching sequence to obtain various voltage levels can be observed<br>in Figure 3 and Table 1  $\frac{1}{2}$  in Figure 3 and Table [1.](#page-4-0) of the switch T<sup>8</sup> is calculated by the voltage sources V1R = V<sup>1</sup> = 1 V*dc* and V1L = V<sup>3</sup> = 5 V*dc*. *divided valid a* valid  $\alpha$  is verified to the blocking valid of  $\alpha$  in a set of  $\alpha$ *v did calculate 1.*  $\alpha$  is the blocking voltage vo V*dc*, V1R =V<sup>2</sup> = 1 V*dc*, V1L = V<sup>3</sup> = 5 V*dc*, and V1L = V<sup>4</sup> = 5 V*dc*. In addition, the blocking voltage served in Figure 3 and Table 1. The capability of cascaulity to acquire inglier voltage levels. served in Figure 3 and Table 1. y of cascading to acquire inglier voltage levels. served in Figure 3 and Table 1. g to acquire ingrier voltage revers. The proposed structure has the capability of cascading to acquire higher voltage levels. For example, two proposed modules are cascaded to produce 49 levels of voltage in the output voltage. The switching sequence to obtain various voltage levels can be observed<br>in Figure 3 and Table 1  $\mathbf{v}$ 13 0 ✔✖ ✔✖ ✔✖ 0 13  $t$  the suite value following sequence to obtain various voltage levels can be obtained be obtained by  $\frac{1}{2}$ 13 0 ✔✖ ✔✖ ✔✖ 0 13 the output voltage. The switching sequence to obtain various voltage levels can be ob-13 0 ✔✖ ✔✖ ✔✖ 0 13 the output voltage. The switching sequence to obtain various voltage levels can be ob-The proposed structure has the capability of cascading to acquire higher voltage levels.<br>For example, two proposed modules are cascaded to produce 49 levels of voltage in the<br>extent voltage. The switching segments of a big  $T_{\text{t}}$  , called structure has the cascading to accuracy of cases  $T_{\text{t}}$ output voltage. The switching sequence to obtain various voltage levels can be observed<br>in Figure 2 and Table 1 8 +8 V*dc* ✖ ✔ ✔ ✖ ✔ ✖ −8 V*dc* 21 8 +8 V*dc* ✖✔ ✔✖ ✔ ✖ −8 V*dc* 21 11 +12 *die 3* and 1able 1. 12 +12 V*dc*✔ ✖ ✖✔ ✔✖ −12 V*dc* 25 For example, two proposed modules are cascaded to produce 49 levels of voltage in the 9 + *9 <sup>1</sup> V de Provincia Horacido en la caracido de la caracido en la caracidad de la caraci* 10 +10 V*dc*✖✔✖✔✖ −10 V*dc* 23 9 +9 V*dc* ✔✖ ✔✖ ✔ ✖ −9 V*dc* 22 output voltage. The switching sequence to obtain various voltage levels can be observed<br><del>in Eigure 2 and Table 1</del>

11 +11 V*dc* ✖ ✔ ✔ ✔✖ −11 V*dc* 24

11 +11 V*dc* ✖ ✔ ✔ ✔✖ −11 V*dc* 24

6 +6 V*dc* ✖✔✖ ✔✖ −6 V*dc* 19

6 +6 V*dc* ✖✔ ✔✖ ✔✖ −6 V*dc* 19

**Table 2.** Blocking voltage distribution of the proposed topology for Module 1 (*p* = 1).

The other important parameter in design aspects is the total blocking voltage of the  $\frac{1}{2}$  the switches  $T_5$ ,  $T_6$ , and  $T_9$  are calculated by the voltage sources  $V_{1L} = V_3 = 5 V_{dc}$  and  $V_{1L} = V_4 = 5 V_{dc}$  $V_{dc}$ ,  $V_{1R} = V_2 = 1$   $V_{dc}$ ,  $V_{1L} = V_3 = 5$   $V_{dc}$ , and  $V_{1L} = V_4 = 5$   $V_{dc}$ . In addition, the blocking voltage of the switch T<sub>8</sub> is calculated by the voltage sources  $V_{1R} = V_1 = 1$   $V_{dc}$  and  $V_{1L} = V_3 = 5$   $V_{dc}$ . Therefore, the total standing voltage (TSV) of the switches is 84  $V_{dc}$  and is determined as switches used in the developed topology. The blocking voltage of the switches  $1_1$ ,  $1_2$ , and depicted in Table 2. of the superimportant parameter in design aspects is the total biocking voltage of dependence in Table 2.<br>depicted in Table 2.<br>depicted in Table 2. while the synchron  $I_{10}$ ,  $I_{11}$ ,  $I_{20}$  and  $I_{4}$  are determined by the voltage solices  $V_{1R} = v_1 - 1$ of the surface of the system TR is calculated by the voltage sources is the voltage sources voltage of the value of  $\frac{1}{2}$  =  $\frac{1}{2}$   $\frac{1}{2}$  =  $\frac{1}{2}$  =  $\frac{1}{2}$  =  $\frac{1}{2}$  =  $\frac{1}{2}$  =  $\frac{1}{2}$  =  $\frac{1}{2}$  = of the switch T8 is calculated by the switch T8 is calculated by the voltage of the video The other important parameter in design aspects is the total blocking voltage of the switches used in the developed topology. The blocking voltage of the switches  $T_1$ ,  $T_2$ , and  $T_7$  is decided by the voltage sources  $V_{1R} = V_1 = 1$   $V_{dc}$  and  $V_{1R} = V_2 = 1$   $V_{dc}$ , and the switches while the switches  $T_{10}$ ,  $T_{11}$ ,  $T_{3}$ , and  $T_4$  are determined by the voltage sources  $V_{1R} = V_1 = 1$ <br> $V_1 = V_2 = 1$ ,  $V_2 = V_1 = 5$ , and  $V_1 = V_2 = 5$ , the addition the blocking voltage  $\text{top}$  and  $\text{supp}$   $\text{min}$ depicted in Table [2](#page-4-1). of the switch T<sub>8</sub> is calculated by the voltage sources  $V_{IR} = V_1 = 1 V_{dc}$  and  $V_{1L} = V_3 = 5 V_{dc}$ . Therefore, the total standing voltage (TSV) of the switches is 84  $V_{dc}$  and is determined as<br>depicted in Table 2 depicted in Table 2.  $\ddot{\phantom{2}}$ Therefore, the total standing voltage (TSV) of the switches is 84 V*dc* and is determined as served in Figure 3 and Table 1. while the switches  $T_{10}$ ,  $T_{11}$ ,  $T_{3}$ , and  $T_4$  are determined by the voltage sources  $V_{1R} = V_1 = 1$  $V_{dc}$ ,  $V_{1R} = V_2 = 1$   $V_{dc}$ ,  $V_{1L} = V_3 = 5$   $V_{dc}$ , and  $V_{1L} = V_4 = 5$   $V_{dc}$ . In addition, the blocking voltage stant parameter in design aspe  $\frac{1}{2}$  is the total blocking voltage. In Figure 3 and Table 1.<br>The other important parameter in design aspects is the total blocking voltage of the switches used in the developed topology. The blocking voltage of the switches  $T_1$ ,  $T_2$ , and  $T_7$  is decided by the voltage sources  $V_{1R} = V_1 = 1$   $V_{dc}$  and  $V_{1R} = V_2 = 1$   $V_{dc}$ , and the switches  $T_5$ ,  $T_6$ , and  $T_9$  are calculated by the voltage sources  $V_{1L} = V_3 = 5$   $V_{dc}$  and  $V_{1L} = V_4 = 5$   $V_{dc}$ ,  $T_{\text{S}}$  and Table 2. The other important parameter in design aspects is the total plocking volta  $T_{\text{2}}$  is defined by the value sources  $\mathbb{I}$  is defined by  $\mathbb{I}$  value switches switche The other important parameter in design aspects is the total blocking voltage of T<sup>7</sup> is decided by the voltage sources V1R= V<sup>1</sup> = 1 V*dc* and V1R = <sup>2</sup> = 1 V*dc*, and the switches The other important parameter in design aspects is the total blocking voltage of the 11 The other important parameter in design aspects is the total blocking voltage of the T<sub>7</sub> is decided by the voltage sources  $V_{1R} = V_1 = 1 V_{dc}$  and  $V_{1R} = V_2 = 1 V_{dc}$ , and the switches while the switches  $T_{10}$ ,  $T_{11}$ ,  $T_{3}$ , and  $T_4$  are determined by the voltage sources  $V_{1R} = V_1 = 1$  $V_{dc}$ ,  $V_{1R} = V_2 = 1 V_{dc}$ ,  $V_{1L} = V_3 = 5 V_{dc}$ , and  $V_{1L} = V_4 = 5 V_{dc}$ . In addition, the blocking voltage of the switch T<sub>8</sub> is calculated by the voltage sources  $V_{1R} = V_1 = 1$   $V_{dc}$  and  $V_{1L} = V_3 = 5$   $V_{dc}$ . Therefore, the total standing voltage (TSV) of the switches is 84 V $d_c$  and is determined as  $T_{\text{max}}$  is the total blocking voltage of the total blocking voltage o  $T$  important parameter in design aspects is the total blocking voltage of the total blocking voltage  $T$  important parameter in design as pectromagnets is the total blocking voltage of the switches used to the switches T1, T2, and the switches T1, T2, and the switches T1, T2, and t2, and t2, and t2, and t2, and t2, and t

<span id="page-4-1"></span>**ble 2.** Blocking voltage distribution of the proposed topology for Module 1  $(p = 1)$ . The blocking voltage of the switches is determined by the magnitude of the  $\alpha$ **ague 2.** Biocking voltage distribution of the proposed topology for Module 1 ( $p = 1$ ). The blocking voltage of the switches is determined by the magnitude of the  $\alpha$ **Table 2.** Blocking voltage distribution of the proposed topology for Module 1 ( $p = 1$ ). The blocking voltage of the switches is determined by the magnitude of the magnitude of the  $\alpha$  $T_{\rm p}$  is determined by the switches is determined by the DC volt-The blocking  $\Gamma(r - 1)$ . Table 2. Blocking voltage distribution of the proposed topology for Module 1  $(p = 1)$ . V*dc*, V1R = V<sup>2</sup> = 1 V*dc*, V1L = V<sup>3</sup> = 5 V*dc*, and V1L = V<sup>4</sup> = 5 V*dc*. In addition, the blocking voltage **Table 2.** Diocking voltage distribution of the proposed topology for Module  $I(\gamma - I)$ . V*dc*, V1R = V<sup>2</sup> = 1 V*dc*, V1L = V<sup>3</sup> = 5 V*dc*, and V1L = V<sup>4</sup> = 5 V*dc*. In addition, the blocking voltage  $\epsilon$  the switch T8 is calculated by the voltage sources  $\epsilon$  voltage  $\epsilon$  is  $\psi$  =  $\epsilon$ ). V*dc*, V1R =V<sup>2</sup> = 1 V*dc*, V1L = V<sup>3</sup> = 5 V*dc*, and V1L = V<sup>4</sup> = 5 V*dc*. In addition, the blocking voltage  $\epsilon$  the sumulation of the proposed topology for module  $\epsilon$   $\psi$  =  $\epsilon$ ). **Table 2.** Blocking voltage distribution of the proposed topology for Module 1 ( $p = 1$ ).

**Table 2.** Blocking voltage distribution of the proposed topology for Module 1 (*p* = 1).



**Table 2.** Blocking voltage distribution of the proposed topology for Module 1 (*p* = 1).

The blocking voltage of the switches is determined by the magnitude of the DC volttopology would experience less TSV than the configuration using an H-bridge inverter. topology would experience less TSV than the configuration using an H-bridge inverter. age source, whereas the total standing voltage, determined by the summation of the magnitude of DC voltage sources, are used in the proposed topology. The proposed structure does not require an H-bridge to generate negative voltage levels; therefore, the proposed topology would experience less 15y than the comiguration using an 11-bridge inventer. The blocking voltage of the switches is determined by the magnitude of the DC voltintude of DC voltage sources, are used in the proposed topology. The proposed structure does not require an H-bridge to generate negative voltage levels; therefore, the proposed topology would experience less TSV than the configuration using an H-bridge inverter.  $\Gamma_{\text{Huc}}$  is can be concluded that the configuration generates map voltage levels; the proposed that  $\Gamma_{\text{Huc}}$  is can be concluded that the configuration generates map voltage levels; the proposed of  $\Gamma_{\text{Huc}}$  $\frac{1}{2}$  to the contract than the configuration using an H-bridge inverter. does the continue to comparative to generate the proposed to generate the proposed the propo  $\sigma$  and the configuration  $\sigma$  and the configuration using an H-bridge inverter. Thus, it can be concluded that the configuration generates more voltage levels with a vari- $\sigma$  and the configuration using an  $\sigma$ ety of DC sources.  $\alpha$  sources. Thus, it can be concluded that the configuration generates more voltage levels with a vari- $T_{\text{tot}}$  of the switches is determined by the magnitude of the magnitude of the  $T_{\text{tot}}$  $\sigma$  blocking voltage of the switches is determined by the magnitude of the DC volt-TSV \*(Vdc) 1 2 5 6 10 12 TSV \*(Vdc) 1 2 5 6 10 12  $\sim$ 

#### does not require an H-bridge to generate negative voltage to generate negative voltage levels; the proposed of proposed  $\alpha$ 2.1. Casculeu Operations does not require an H-bridge to generate negative voltage levels; therefore, the proposed  $\frac{1}{\sqrt{2}}$ 2.1. Cascaded Operations age source, whereas the total standard voltage, determined by the summation of the mag- $\eta$  the mag-

does not require an H-bridge to generate negative voltage levels; therefore, the proposed by connecting mample modules together, the voltage levels can be expanded as does not require an H-bridge to generate negative voltage levels; therefore, the proposed topologie would experience less than the configuration using an  $\frac{1}{2}$ By connecting multiple modules together, the voltage levels can be expanded as needed. The basic structure of the proposed topology produces 25 voltage levels. Using  $\frac{1}{2}$  $\frac{1}{2}$  $\frac{1}{2}$  a variety of cascaded modules, Figure 2 depicts the generalized structure of the proposed topology. Each module is cascaded together to enhance the voltage levels and to demonstrate the direct link between the module number and harmonic distribution. The voltage level is generated based on the voltage ratio of input DC sources. The two different voltage

11 +11 V*dc* ✖ ✔ ✔ ✔✖ −11 V*dc* 24

ratios for the proposed inverter are elaborated as two different cases, described below as Case 1 and Case 2, respectively.

### 2.1.1. Case 1 (For Identical Voltage Ratios in All Modules)

Table [3](#page-5-0) illustrates the various properties of the cascaded structure for a group of '*p*' modules. In Figure [3](#page-3-0) shown above, DC voltage sources and their respective values are selected in the ratio of 1:5, and details about the module are given in Table [3](#page-5-0). In the first module  $(p = 1)$ , there are 25 levels generated with only sixteen IGBTs/diodes, eleven gate drivers, and four DC sources. Similarly, in the second module (*p* = 2), when cascaded with the first module, there are 49 levels generated with only 32 IGBTs/diodes, twenty‑two gate drivers, and eight DC sources. Similarly, in the pth module  $(p = p)$ , there are  $(24p + 1)$  levels generated with only 16*p* IGBTs/diodes, 11*p* gate drivers, and 4*p* DC source. Thus, it can be said that upon doubling the required components, voltage levels can be linearly increased with nearly a double count.



<span id="page-5-0"></span>**Table 3.** Relationship between various design parameters in terms of (*p*) for 1:5 voltage ratio.

## 2.1.2. Case 2 (For Voltage Ratio of  $5^{2t}$ : $5^{2t+1}$ , Where *t* = *p*−1 and *'p'* is the Module)

Each module is cascaded together in order to generalize the provided topology with the voltage ratio of  $5^{2t} \cdot 5^{2t+1}$ , where  $t = p-1$  and 'p' is the number of modules cascaded. Table [4](#page-5-1) illustrates the various properties of the cascaded structure for a group of 'p' mod-ules. Details about the module are given in Table [4](#page-5-1) below; as with the first module  $(p = 1)$ , there are 25 levels generated with only sixteen IGBTs/diodes, eleven gate drivers, and four DC sources. Similarly, in the second module  $(p = 2)$ , when cascaded with the first module, there are 625 levels generated with only 32 IGBTs/diodes, twenty-two gate drivers, and eight DC sources. Similarly, in the third module  $(p = 3)$ , when cascaded with the first and second modules, there are 15,625 levels generated with only forty-eight IGBTs/diodes, thirty-three gate drivers, and twelve DC sources. Similarly, in the *p*th module  $(p = p)$ , there are 25*p* levels generated with only 16*p* IGBTs/diodes, 11*p* gate drivers, and 4*p* DC sources. Thus, it can be observed that upon nearly doubling the required component count, the voltage levels increase abruptly, in a non-linear manner.

<span id="page-5-1"></span>Table 4. Relationship between various design parameters for DC voltage ratio of  $5^{2t}$ : $5^{2t+1}$ .



It can be clearly observed in Case 1, with the same voltage ratio of 1:5 in all the cascaded modules, that the voltage level of the consecutive module is almost double its pre‑ vious one. Meanwhile, in Case 2, it can be observed that when the voltage ratio is  $5^{2t}$ : $5^{2t+1}$ , the voltage levels are increasing enormously.

A brief description of the output voltage of the proposed topology for Case 1 and Case 2 is shown in Tables [5](#page-6-0) and [6](#page-6-1). Module 1 (m1) of both cases shows the same output voltage, while there is a remarkable difference in output voltage between Case 1 and Case 2 for Module 2 (m2): the output voltage of Case 2 is 25 times that of Case 1. For a better understanding, the parameters of the generalized cascaded MLI with '*p*' modules of Case 1 and Case 2 are shown in Table [7](#page-6-2).

<span id="page-6-0"></span>**Table 5.** Generated output voltage levels of the cascaded inverter modules with a voltage ratio of 1:5.

Module 1	<b>Module 2</b>	<b>Module 3</b>
$V_{1L} = 5 V_{dc}$	$V_{2L} = 5 V_{dc}$	$V_{3L} = 5 V_{dc}$
$V_{1R} = V_{dc}$	$V_{2R} = V_{dc}$	$V_{3R} = V_{dc}$
Output voltage levels:	Output voltage levels:	Output voltage levels:
0, $\pm 1$ V <sub>dc</sub> , $\pm 2$ V <sub>dc</sub> , $\pm 3$ V <sub>dc</sub> ,	0, $\pm 1$ V <sub>dc</sub> , $\pm 2$ V <sub>dc</sub> , $\pm 3$ V <sub>dc</sub> ,	0, $\pm 1$ V <sub>dc</sub> , $\pm 2$ V <sub>dc</sub> , $\pm 3$ V <sub>dc</sub> ,
$\pm$ 4 V <sub>dc</sub> , $\pm$ 5 V <sub>dc</sub> , $\pm$ 6 V <sub>dc</sub> ,	$\pm$ 4 V <sub>dc</sub> , $\pm$ 5 V <sub>dc</sub> , $\pm$ 6 V <sub>dc</sub> ,	$\pm$ 4 V <sub>dc</sub> , $\pm$ 5 V <sub>dc</sub> , $\pm$ 6 V <sub>dc</sub> ,
$\pm$ 7 V <sub>dez</sub> $\pm$ 8 V <sub>dez</sub> $\pm$ 9 V <sub>dez</sub>	$\pm$ 7 V <sub>dc</sub> , $\pm$ 8 V <sub>dc</sub> , $\pm$ 9 V <sub>dc</sub> ,	$\pm$ 7 V <sub>dc</sub> , $\pm$ 8 V <sub>dc</sub> , $\pm$ 9 V <sub>dc</sub> ,
$\pm 10$ V <sub>dc</sub> , $\pm 11$ V <sub>dc</sub> , $\pm 12$ V <sub>dc</sub>	$\pm 10$ V <sub>dc</sub> , $\pm 11$ V <sub>dc</sub> , $\pm 12$ V <sub>dc</sub>	$\pm 10$ V <sub>dc</sub> , $\pm 11$ V <sub>dc</sub> , $\pm 12$ V <sub>dc</sub>

<span id="page-6-1"></span>**Table 6.** Generated output voltage levels of the cascaded inverter modules with a voltage ratio of  $5^{2t}$ : $5^{2t+1}$ .

Module-1	Module-2	Module-3
	$V_{2L} = 125 V_{dc}$	$V_{3L} = 3125 V_{dc}$
$V_{1L} = 5 V_{dc}$	$V_{2R} = 25 V_{dc}$	$V_{3R} = 625 V_{dc}$
$V_{1R} = V_{dc}$	Output voltage levels:	Output voltage levels:
Output voltage levels:	0, $\pm 25$ V <sub>dc</sub> , $\pm 50$ V <sub>dc</sub> , $\pm 75$ V <sub>dc</sub> ,	0, $\pm$ 625 V <sub>dc</sub> , $\pm$ 1250 V <sub>dc</sub> ,
0, $\pm 1$ V <sub>dc</sub> , $\pm 2$ V <sub>dc</sub> , $\pm 3$ V <sub>dc</sub> ,	$\pm 100$ V <sub>dc</sub> , $\pm 125$ V <sub>dc</sub> ,	$\pm$ 1875 V <sub>dc</sub> , $\pm$ 2500 V <sub>dc</sub> ,
$\pm 4$ V <sub>dc</sub> , $\pm 5$ V <sub>dc</sub> , $\pm 6$ V <sub>dc</sub> ,	$\pm$ 150 V <sub>dc</sub> , $\pm$ 175 V <sub>dc</sub> ,	$\pm$ 3125 V <sub>dc</sub> , $\pm$ 3750 V <sub>dc</sub> ,
$\pm$ 7 V <sub>dc</sub> , $\pm$ 8 V <sub>dc</sub> , $\pm$ 9 V <sub>dc</sub> ,	$\pm 200$ V <sub>dc</sub> , $\pm 225$ V <sub>dc</sub> ,	$\pm$ 4375 V <sub>dc</sub> , $\pm$ 5000 V <sub>dc</sub> ,
$\pm 10$ V <sub>dc</sub> , $\pm 11$ V <sub>dc</sub> , $\pm 12$ V <sub>dc</sub>	$\pm 250$ V <sub>dc</sub>	$\pm$ 5625 V <sub>dc</sub> , $\pm$ 6250 V <sub>dc</sub> ,
	$\pm$ 275 V <sub>dc</sub> , $\pm$ 312 V <sub>dc</sub>	$\pm 6875$ V <sub>dc</sub> , $\pm 7500$ V <sub>dc</sub>

<span id="page-6-2"></span>**Table 7.** Parameters of the generalized cascaded MLI with '*p*' modules operating under Case 1 and Case 2.



However, with different DC link voltages, the cascaded combination of the aforementioned inverter modules can generate much higher voltage levels with the same number of components (Case 2), as depicted in Table [4](#page-5-1). Module 1 can generate 49 voltage levels of magnitude with different DC link voltages (Case 1). The voltage levels has shown in Table [8](#page-7-0). Module 2 can generate 625 voltage levels of magnitude, i.e., 25 times those of Module 1 (+300, +275, …, *−*275, *−*300). Thus, the output voltage levels of the 625‑level inverter, which can be generated by cascading the same two inverter modules with different DC link voltages (Case 2) in Module 2 (25 times Module 1) ranging from *−*312 to +312 (312 positive voltage levels, 312 negative voltage levels, and a 0 voltage level), are depicted in Table [9.](#page-7-1)

m2 m1	$-12$	$-11$	$-10$	$-9$	$-8$	$\cdots$	$\mathbf{0}$	$\cdots$	8	9	10	11	12
$-12$	$-24$	$-23$	$-22$	$-21$	$-20$	$\alpha$ , $\alpha$ , $\alpha$	$-12$	$\sim$ $\sim$ $\sim$ $\sim$	$-4$	$-3$	$-2$	$-1$	$\Omega$
$-11$	$-23$	$-22$	$-21$	$-20$	$-19$	$\cdots$	$-11$	$\ldots$ .	$-3$	$-2$	$-1$	$\Omega$	
$-10$	$-22$	$-21$	$-20$	$-19$	$-18$	$\sim$ $\sim$ $\sim$ $\sim$	$-10$	$\ldots$ .	$-2$	$-1$	$\theta$		
$-9$	$-21$	$-20$	$-19$	$-18$	$-17$	$\ldots$ .	-9	$\sim$ $\sim$ $\sim$ $\sim$	$^{-1}$	$\Omega$		$\mathcal{P}$	
$-8$	$-20$	$-19$	$-18$	17	$-16$	$\ldots$ .	$-8$	$\sim$ $\sim$ $\sim$ $\sim$	$\Omega$	$\mathbf{1}$	2	3	
	$\ddot{\bullet}$	$\ddot{\phantom{1}}$	$\ddot{\bullet}$										
	$-12$	$-11$	$-10$	$-9$	$-8$	$\cdots$		$\cdots$		9	10	11	12
	÷	$\bullet$ $\bullet$	$\bullet$	$\ddot{\cdot}$		÷		$\vdots$					
	$-4$	$-3$	$-2$	$-1$	$\theta$	$\cdot$ $\cdot$ $\cdot$	8	.	16	17	18	19	20
	$-3$	$-2$	$-3$	$\theta$		$\sim$ $\sim$ $\sim$ $\sim$	9	$\cdots$	17	18	19	20	21
10	$-2$	$-1$	$\theta$	$\mathbf{1}$	2	$\sim$ $\sim$ $\sim$ $\sim$	10	$\sim$ $\sim$ $\sim$ $\sim$	18	19	20	21	22
11	$-1$	$\Omega$		2	3	$\cdot$ $\cdot$ $\cdot$	11	$\cdot$	19	20	21	22	23
12	$\boldsymbol{0}$		2	3	4	$\cdots$	12	$\cdots$	20	21	22	23	24

<span id="page-7-0"></span>**Table 8.** Case 1 (49 voltage levels with identical DC voltage ratio in both modules).

<span id="page-7-1"></span>**Table 9.** Case 2 (625 voltage levels with different DC voltage ratios in both modules).

m <sub>2</sub> m1	$-300$	$-275$	$-250$	$-225$	$-200$	$\cdots$	$\bf{0}$	$\cdots$	200	225	250	275	300
$-12$	$-312$	$-287$	$-262$	$-237$	$-212$	$\cdot$ $\cdot$ $\cdot$	$-12$	$\cdot$ $\cdot$ $\cdot$	192	213	238	263	288
$-11$	$-311$	$-286$	$-261$	$-236$	$-211$	$\sim$ $\sim$ $\sim$ $\sim$	$-11$	$\sim$ $\sim$ $\sim$ $\sim$	191	214	239	262	289
$-10$	$-310$	$-285$	$-260$	$-235$	$-210$	$\cdot$ $\cdot$ $\cdot$	$-10$	$\cdot$ $\cdot$ $\cdot$	190	215	240	261	290
$-9$	$-309$	$-284$	$-259$	$-234$	$-209$	$\cdot$	-9	.	189	216	241	260	291
$-8$	$-308$	$-283$	$-258$	$-233$	$-208$	$\cdot$ $\cdot$ $\cdot$ $\cdot$	$-8$	.	188	217	241	259	292
						$\ddot{\cdot}$			$\bullet$				
	$-300$	$-275$	$-250$	$-225$	$-200$	$\cdots$	$\theta$	$\cdot$ $\cdot$ $\cdot$	200	225	250	275	300
8	$-292$	$-267$	$-242$	$-217$	$-192$	$\cdot$	8	$\cdots$	208	233	258	283	308
9	$-291$	$-266$	$-241$	$-216$	$-191$	$\cdots$	9	$\cdot$ $\cdot$ $\cdot$ $\cdot$	209	234	259	284	309
10	$-290$	$-265$	$-240$	$-215$	$-190$	$\cdot$	10	$\cdot$ $\cdot$ $\cdot$	210	235	260	285	310
11	$-289$	$-264$	$-239$	$-214$	$-189$	$\cdots$	11	.	211	236	261	286	311
12	$-288$	$-263$	$-238$	$-213$	$-188$	$\cdot$	12	$\cdots$	212	237	262	287	312

At a voltage ratio of 1:5, across the module, as depicted in Figure [4](#page-8-1)a, the blocking voltage is distributed within the module. Similarly, for the voltage ratio of  $5^{2t} \cdot 5^{2t+1}$ , the distribution of blocking voltage is investigated as depicted in Figure [4](#page-8-1)b. It can be clearly concluded while selecting the topology for a voltage ratio of 1:5 that the blocking voltage remains the same in each module, whereas the blocking voltage of three modules for the other voltage ratio of  $5^{2t} \cdot 5^{2t+1}$  is dangerously high, leading to a higher overall cost for the component. The blocking voltages are studied across different modules, as depicted in Figure [4.](#page-8-1)



Figure 4. Blocking voltage distribution for Module 1 with a voltage ratio of (a) 1:5, (b)  $5^{2t}$ : $5^{2t+1}$  $(t = p - 1).$ 

### <span id="page-8-0"></span> $T_{\text{max}}$  section section elements: one employees the employees two configurations: one employees  $T_{\text{max}}$ **3. Comparison Study**

<span id="page-8-1"></span>Figure 4.

The circuit design section elucidates two configurations: one employing an H-bridge and another without an H-bridge. The circuits with an H-bridge have been depicted in Figure [5](#page-8-2) and the circuits without H-bridge have been depicted in Figure [6](#page-9-0). The H-bridge variant offers enhanced control and efficiency by facilitating bidirectional power flow and reduced losses. Contrarily, the non‑H‑bridge circuit, while simpler, lacks the flexibility reduced losses. Contrarily, the non-H-bridge circuit, while simpler, lacks the flexibility and robustness of its counterpart. and robustness of its counterpart.

<span id="page-8-2"></span>

**Figure5.** Recently published inverter circuits with H-bridge configuration (a) [[14\]](#page-21-12); (b) [\[15](#page-21-19)]; (c) [\[16](#page-21-13)]; (**d**) [17]; (**e**) [18]; (**f**) [19]; (**g**) [20]; (**h**) [21]. (**d**)[[17\]](#page-21-14); (**e**)[[18\]](#page-21-15); (**f**) [\[19\]](#page-21-16); (**g**)[[20\]](#page-21-20); (**h**)[[21\]](#page-21-21).

<span id="page-9-0"></span>

Figure 6. Recently published inverter circuits without H-bridge configuration (a) [\[22](#page-21-22)]; (b) [\[23](#page-21-17)]; (c) $[24]$ ; (d)  $[25]$ ; (e)  $[26]$  $[26]$  $[26]$ ; (f)  $[27]$  $[27]$ ; (g)  $[28]$ ; (h)  $[29]$ ; (i)  $[30]$  $[30]$ ; (j)  $[31]$  $[31]$ ; (k)  $[32]$  $[32]$ ; (l)  $[33]$ .

## *3.1. Comparison of Inverter Circuits with H‑Bridge Configuration [\[14](#page-21-12)[–21](#page-21-21)]*

A multisource switched capacitor topology for renewable energy applications has been portrayed using reduced-power semiconductor switches and capacitors. The topology uses fewer capacitors which charge/discharge in a binary algorithm using series/

parallel modes without the use of any circuit balancing [\[14](#page-21-12)]. A dual-input 9-level inverter with a trinary voltage ratio is presented to offer the minimum current‑conducting switches. The topology is realized for reactive power capability by replacing unidirectional switches withbidirectional switches [[15\]](#page-21-19). A novel switched capacitor module is developed to produce 9-level and 21-level inverters in similar and asymmetrical voltage sources. The topology eliminates H‑bridges in its operation to reduce high‑blocking‑voltage switches, and a new switching scheme is used to self-balance the capacitor voltages [\[16](#page-21-13)]. The DC sources are arranged in a parallel/series combination through a set of switching devices to offer high-quality output voltage, and the topology requires a large number of bidirectional switching devices, which are used in limited applications [\[17](#page-21-14)].

Asingle-stage novel MLI is presented in [[18\]](#page-21-15), featuring a modified H-bridge inverter and a tapped source stack (TSS). The application of a field-programmable gate array (FPGA) for developing multicarrier pulse width modulation is also described.

The reduction in the overall power of devices such as power semiconductor switches, gate drivers with their associated circuits, and DC voltage sources reduces their size, cost, and complexity. A multicarrier pulse width modulation strategy is adopted to generate the switching pulses. The authors of [\[19](#page-21-16),[20\]](#page-21-20) discussed the calculation of switching losses as well as the conduction losses. In this proposed H-type inverter, 17 voltage levels can be generated using nine power switches. Moreover, a 49‑level inverter is developed based on the first algorithm of the proposed MLI; various performance parameters are compared to prove the effectiveness of the proposed MLI[[21\]](#page-21-21).

## *3.2. Comparison of Inverter Circuits without H‑Bridge Configuration[[22–](#page-21-22)[33](#page-22-6)]*

A cascaded three‑DC‑source structure using several bidirectional switches to produce a stepped voltage was created, and the topology requires an H-bridge inverter for polarity reversal. The topology was realized in PV applications to demonstrate its utility in renew-able energy applications [\[22](#page-21-22)]. A four-DC-source MLI topology with several bidirectional and unidirectional switches to offer high-quality output voltage was created. The topology requires a large number of bidirectional switching devices and current‑conducting devices [\[23](#page-21-17)]. A new structure based on five DC sources and twelve switches was used to produce a stepped voltage, and the cascaded structure was obtained by using several basic units. The structure uses several bidirectional switches with a high blocking voltage [\[24](#page-21-23)]. A cross‑connected DC source with fewer switches to optimize voltage levels was developed to reduce total power components. However, the topology follows the traditional crossconnected voltage source's structure, and the novelty is its asymmetrical operation with high blocking voltage [\[25](#page-21-24)]. The concept of the proposed modified matrix structure multilevel inverter (MMSMLI) involves arranging switches in columns and separate DC sources (SDCs) in row links. This arrangement facilitates easy addition and subtraction of SDCs, which is particularly beneficial for asymmetrical operation, enabling the creation of more output levels. Additionally, introducing cross-switching in the matrix structure helps reduce the number of switching devices in the current conduction path across various output voltage levels [\[26](#page-21-25)]. Another proposed design, the flexible rung ladder-structured multilevel inverter (FRLSMLI), essentially extends a ladder-structured bridge (H-bridge with additional rungs). These rungs consist of either source inclusion–bypass cells (SIBCs) or four‑ level creator cells (FLCCs). The FRLSMLI can synthesize fifteen levels using three SDCs, with simulation and experimental results validating its applicability in real-time applications [\[27](#page-22-0)]. A novel generalized modular MLI topology combines the unique advantages of existing MLIs to enhance output voltage levels while incorporating a comparatively lower number of power electronic components, maintaining similar performances [\[28](#page-22-1)].

Furthermore, the proposed configurations include a specimen 27-level inverter modulated using sinusoidal pulse width modulation (SPWM) and implemented in a laboratory prototype setup using a d-SPACE 1103 controller. Real-time experimental results are presented and verified against simulation results for both 7-level and 13-level inverters across RL-Load [\[29](#page-22-2)[,30](#page-22-3)]. Two new structures of MLIs are introduced based on a modified T-type

inverter and switched‑diode cell. These inverter topologies are cascaded in series due to their generalized structure, with the inherent property of generating negative voltage lev-elswithout using any full H-bridge circuit being a key feature [[31](#page-22-4)]. Additionally, a generalized cascaded multilevel inverter is proposed, employing only a half-bridge converter for polarity reversal, thus reducing the required number of power switches [\[32\]](#page-22-5). Lastly, a single-phase cascaded generalized doubling circuit-based MLI configuration is presented, capable of generating the maximum number of output voltage levels by distributing the total asymmetrical input DC link voltage among the cells using a minimum number of power switches[[33\]](#page-22-6).

A comparison of the proposed topology with other topologies (with and without H‑ bridges) based on total switches, DC sources, number of voltage levels, number of switches in the current conduction path, and gate drivers is depicted in Table [10](#page-11-0).



<span id="page-11-0"></span>**Table 10.** Component counts with several recent MLI configurations.

The proposed multilevel inverter (MLI) topology in Table [10](#page-11-0) is compared with various existing topologies in terms of component counts, such as total switches, gate drivers, DC sources, number of voltage levels, and switches in the current conduction path. The proposed topology requires 11 total switches and 11 gate drivers, which is relatively efficient compared to topologies with higher component counts like those in references[[14,](#page-21-12)[19\]](#page-21-16) and $[24]$  $[24]$ . The proposed topology requires fewer DC voltage sources compared to many existing topologies to achieve equivalent output levels. For instance, the topology referenced in [\[24](#page-21-23)] requires five DC sources to generate 27 levels of output, and the topology referenced

in[[29\]](#page-22-2) also needs five DC sources to produce 27 levels. In contrast, the proposed topology only requires four DC sources to generate 25 levels of output, demonstrating greater efficiency in component utilization. Additionally, the proposed topology has only three switches in the current conduction path, indicating a lower conduction loss compared to most other topologies, making it a balanced choice in terms of efficiency and performance.

## <span id="page-12-0"></span>**4. Simulation and Experimental Studies**

This section portrays the simulation and experimental investigation of the developed topology in the MATLAB/Simulink platform and a laboratory prototype arrangement. The design of a low-power laboratory prototype of a single-phase reduced-switch MLI has been explained for experimental verification. The proposed single-phase 25-level inverter consists of six unidirectional and five bidirectional controlled switches. The unidirectional controlled switches are realized using an insulated gate bipolar junction transistor (IGBT) with an anti-parallel diode. The bidirectional controlled switches are realized using an IGBT with four ultra‑fast diodes.

In practice, the selected rating of the devices (voltage and current) must be greater than the theoretical (calculated) values by 1.5 to 2.0 times for the safety of the switches. However, due to its availability in the laboratory, the IGBT CT60AM-18F is used in the design of the proposed inverter. The proposed 25‑level inverter prototype model uses the following components: power switch—CT60AM IGBT, TLP250 (gate driver circuits), isolated DC sources, DSO‑X 2024A (Key sight Technologies), and Resistive Inductive Load.

The prototype of the proposed inverters is developed using the DC sources obtained by the multiple isolated winding transformers, rectifiers, and arrangements of the capacitive filter, as shown in Figure [7a](#page-13-0). The NLC gate pulse for the proposed MLI that is obtained from the DS1103 is fed to the converter/inverter switches through the DS1103 connector and the isolated gate drivers. Figure [7](#page-13-0)b shows the complete hardware setup of the proposed 25-level inverter-based system, which shows the power components (inverter, transformer, etc.) and the d‑SPACE controller (DS1103) along with the measuring devices. The bidirectional IGBTs are obtained by using two unidirectional IGBTs in a common emitter configuration in simulation, and the same is used in the experimental setup. The blocking voltage in the MLI is the voltage rating that every switching device has to endure when it is in the OFF state. Overvoltage can cause semiconductor devices to fail and possibly damage the inverter circuit as a whole. Therefore, in order to ensure dependability and safe operation, choosing switching devices with the proper voltage ratings is essential in MLI design. The blocking voltage across switches  $S_1$ ,  $S_2$ ,  $S_3$ ,  $S_4$ ,  $S_5$ ,  $S_6$ ,  $S_7$ ,  $S_8$ ,  $S_9$ ,  $S_{10}$ , and  $S_{11}$ is 50 V, 50 V, *−*300 V, 300 V, *−*250 V, *−*250 V, 25 V, 150 V, 125 V, 250 V, and *−*250 V, respec‑ tively, as depicted in Figure [8.](#page-13-1) The magnitudes of the maximum blocking voltage across the switches are  $S_3 = 12$   $V_{dc}$ ,  $S_4 = 12$   $V_{dc}$ ,  $S_5 = 10$   $V_{dc}$  and  $S_6 = 10$   $V_{dc}$  and the minimum blocking voltages across the switches are  $S_7 = V_{dc}$ ,  $S_1 = 2 V_{dc}$ ,  $S_3 = 2 V_{dc}$ ,  $S_9 = 5 V_{dc}$ . The selection of power switches is carried out accordingly to reduce the cost of the proposed MLI. To optimize the cost of the inverter, the blocking voltage is the most important aspect of the inverter.

In the simulation, the input voltage values are  $V_1 = V_2 = 25$  V and  $V_3 = V_4 = 125$  V. Referring to Table [11](#page-14-0), both simulation and experimentation are conducted with two distinct loads: one with R = 180  $\Omega$ , L = 25 mH, and the other with R = 180  $\Omega$ , L = 150 mH. The simulation and experimentation analysis are performed with a modulation index (MI) of 0.8 and 1 for the 25-level inverter. Figure [9](#page-14-1) illustrates the outcomes of both simulation and experimentation for the load current and output voltage for  $R = 180 \Omega$  and  $L = 25$  mH at MI  $= 0.8$ . The measured Vo/p stands at 275 V, as depicted in Figure [9](#page-14-1)a, while the load current is recorded at 1.2 A, as depicted in Figure [9b](#page-14-1). The experimental results for the output voltage and load current, as depicted in Figure [9](#page-14-1)c, match the values obtained from the simulation.

<span id="page-13-0"></span>

**Figure 7.** (**a**) Schematic diagram of multi-winding isolated transformer, (**b**) Experimental setup in **Figure 7. (a)** Schematic diagram of multi-winding isolated transformer, <mark>(b</mark>) Experimental setup in the laboratory for the proposed modular inverter. 1: host PC. 2: DS1103. 3: multimeter. 4: Multiwinding Isolated Transformer with rectifier and filter arrangements (realization of DC sources). 4: Multi-winding Isolated Transformer with rectifier and filter arrangements (realization of DC *Electronics inductive loads inductively with receiver and their arrangements (realization or DC sources). 6: resistive road. 7: delay board or dead-band board. 8: DC supply to driver circuits.* 9: proposed inverter. 10: inductive load.

<span id="page-13-1"></span>

**Figure 8.** Blocking voltages across the switches: (a)  $S_{1}$ , (b)  $S_{2}$ , (c)  $S_{3}$ , (d)  $S_{4}$ , (e)  $S_{5}$ , (f)  $S_{6}$ , (g)  $S_{7}$ , (h)  $S_{8}$ ,  $(i)$  S<sub>9</sub>, (**j**) S<sub>10</sub>, (**k**) S<sub>11</sub>.



<span id="page-14-0"></span>Table 11. Circuit parameters in simulation and experimental tests for proposed 25-level inverter.

<span id="page-14-1"></span>

**Figure 9.** Simulation results for the (**a**) output voltage and (**b**) load current. (**c**) Experimental results for the output voltage and the load current at modulation index 0.8 for L = 25 mH, R = 180  $\Omega$ .

The simulation results of output voltage and load current are depicted in Figures  $10$ a The foad current is reported as 0.9  $\alpha$ , while the output voltage is filed in Eqs. 2 v.<br>Figure [10](#page-15-0)c presents the corresponding experimental results, which validate the simulation right 100 presents the corresponding experimental results, which vandate the simulation results, ensuring the accuracy and reliability of the simulation model.  $\sim$  0.9 A, while the output voltage is  $\sim$ and [10b](#page-15-0), respectively, for the load R = 180  $\Omega$  and L = 150 mH at MI = 0.8. Specifically, the load current is reported as 0.9 A, while the output voltage is measured at 259.2 V.

<span id="page-15-0"></span>

Figure 10. Simulation results for the (a) output voltage and (b) load current. (c) Experimental results for the output voltage and load current at modulation index 0.8 for L = 150 mH, R = 180  $\Omega$ .

Figure [11](#page-16-0) illustrates the comparative results between simulation and experimental data for the output voltage and load current under specific conditions:  $R = 180 \Omega$ ,  $L = 25$  mH, at MI = 1. The load current registers at 1.3 A, while the measured value of the output voltage stands at 301 V. The simulation results of output voltage and load current are depicted in Figures [11](#page-16-0)a and [11b](#page-16-0), respectively, while Figure [11c](#page-16-0) illustrates the experimental results of load current and output voltage. It can be observed that the results obtained from the simulation and experimentation are nearly equal.

For veriging 12a, b show the simulation outcomes for the output voltage and four current.<br>respectively, whereas Figure [12c](#page-16-1) depicts the experimental data for both load current and In Figure [12,](#page-16-1) the outcomes of both simulation and experimental tests are depicted for the output voltage and load current under the conditions of R = 180  $\Omega$ , L = 150 mH, and  $MI = 1$ . The load current measures at 1.1 A, with the recorded value of  $V_0$  being 301 V. Figure [12a](#page-16-1),b show the simulation outcomes for the output voltage and load current, output voltage, validating the simulation results.

Figure [13](#page-17-0) depicts the experimental results for the output voltage and load current with variable modulation indexes ranging from 0.8 to 1 for two different loads. The experimentation is conducted with two distinct loads: one with  $R = 180 \Omega$ , L = 25 mH, as depicted in Figure [13a](#page-17-0), and the other with R = 180  $\Omega$ , L = 150 mH, as depicted in Figure [13b](#page-17-0).

it is 4.58%. It can be observed that with a decrease in MI, the value of THD is increased, which is the reason why an MLI is preferred to be used at maximum MI. The total harmonic distortion (THD) values for MI of 1 and 0.8 are illustrated in Figure [14a](#page-17-1) and b, respectively. The THD value for  $MI = 1$  is 3.28%, while for  $MI = 0.8$ , which is the reason why an MLI is preferred to be used at maximum MI.



<span id="page-16-0"></span>for the output voltage and load current at modulation index 0.8  $\mu$  = 150  $\mu$   $=$  150  $\mu$   $=$  180  $\mu$ 

<span id="page-16-1"></span>Figure 11. Simulation results for the (a) output voltage and (b) load current. (c) Experimental results for the output voltage and the load current at modulation index 1 for L = 25 mH, R = 180  $\Omega$ .



**Figure 12.** Simulation results for the (a) output voltage and (b) load current. (c) Experimental results for the output voltage and load current at modulation index  $1$  for  $L$  = 150 mH.

<span id="page-17-0"></span>

Figure 13. Experimental result for the output voltage and load current with varying modulation index from 0.8 to 1 with (**a**)  $L = 25$  mH and (**b**)  $L = 150$  mH.

<span id="page-17-1"></span>

**Figure 14.** Total harmonic distortion of output voltage of proposed 25-level inverter for (a) MI = 1;  $$ 

The power rating of the inverter is 1000 VA. In order to show the performance of the proposed MLI, the inverter is simulated in MATLAB/Simulink using PLECS Blocksets for R-load ( $R = 62 \Omega$ ). The inverter parameters for a specimen output power of 1016 W are considered, with a peak inverter output voltage of 360 V, a fundamental frequency of  $f$  = 50 Hz, and an input DC-link voltage of V<sub>dc</sub> = 30 V and 5 V<sub>dc</sub> = 150 V. The total power input to the inverter is 1026 W. The sum of all conduction losses across the switches is 9.2787 W. The total switching loss for all switches is  $0.2588$  W. The total loss (sum of conduction and switching losses) in the MLI is 9.5375 W. The output power is calculated by subtracting the total loss from the input power, which is 1016.463 W. So, the efficiency of the MLI is 99.07%, indicating that only a small fraction of power is lost during the operation. Conduction loss is the predominant form of loss compared to switching loss.

The highest switching loss occurs in switch  $S<sub>7</sub>$ , as it is heavily involved in generating the 25-level output, turning on and OFF ten times per cycle. In contrast, switch  $S_8$ experiences the lowest switching loss due to its minimal involvement in producing the 25‑level output, switching ON and OFF only four times per cycle. Figure [15a](#page-19-0)–c show the bar graphs for the switching loss, conduction loss, and total loss of the eleven individual switches, respectively. <sup>2</sup> **Fundamental (50Hz) = 301 , THD= 3.28%**

Conduction losses occur when current flows through the semiconductor switches (such as MOSFETs, IGBTs, or other devices). These losses depend on the on‑state resistance of the switches and the amount of current passing through them. In multilevel inverters, conduction losses are typically lower than in traditional inverters because they operate with a higher number of switches and lower voltage steps, reducing the voltage stress on each switch. Conduction loss increases as the output power increases, starting from 0.7225 W at 112.78 W output power and rising to 71.08 W at 4861.54 W output power, as depicted in Figure [16a](#page-20-1). This indicates that conduction losses have a significant impact on the overall losses, especially at higher output power levels.

Switching losses arise during the transition periods when the semiconductor switches **Figure 14.** Total harmonic distortion of output voltage of proposed 25-level inverter for (**a**) MI = 1; turn ON and OFF. These losses are influenced by the switching frequency, the voltage and current during switching, and the characteristics of the switches. Switching losses are rel atively small compared to conduction losses but still increase with output power, starting at 0.2897 W for 112.78 W output power and reaching 0.3836 W for 4861.54 W output power, as depicted in Figure [16b](#page-20-1). Despite their smaller magnitude, switching losses contribute to<br>Release the contribute to a specifical of the inverter and the inverter parameters for a specifical the overall loss and can affect efficiency. The total loss, which is the sum of conduction and switching losses, increases as output power increases. Total loss starts at 1.0122 W for 112.78 W output power and increases to 71.4636 W for 4861 W output power. The increase in total losses is not linear but rather shows a steep rise as input power increases, especially beyond 1500 W input power. The total losses at different output power levels are depicted in Figure 16c.



**Figure 15.** *Cont*.

<span id="page-19-0"></span>

Figure 15. Loss distribution of individual power switches: (a) switching loss, (b) conduction loss, (**c**) total loss.

The output power follows closely with the input power, but is always slightly less due to the losses. As expected, higher input power leads to higher output power, but the output power efficiency slightly decreases as output power increases. Efficiency at dif– ferent output power levels is depicted in Figure [16](#page-20-1)d. The inverter is highly efficient at the inverter is highly efficient at  $\frac{1}{2}$ tion losses dominate the overall losses, and both conduction and switching losses increase with output power. losses contribute to the overall loss and can affect efficiency. The total loss, which is the lower input powers, with efficiency slightly decreasing as input power increases. Conduc-

<span id="page-20-1"></span>

Figure 16. Losses and efficiency at different output power levels: (a) conduction losses, (b) switching ing losses, (**c**) total losses, (**d**) efficiency. losses, (**c**) total losses, (**d**) efficiency.

## <span id="page-20-0"></span>**The output power follows conclusions** contract power, but is always slightly less slightly less

In this paper, a new structure of a 25-level inverter is conciliated from the perspective of reducing total power components and helping generate more voltage levels. The structure makes cascading connections with various voltage determination algorithms, portraying its merits in synthesizing higher voltage levels with reduced power components. Simulations of output voltage and load current at different MIs for different load conditions are carried out and experimentally verified. The values of THD at different MIs for the imental studies can prove its capabilities in renewable energy applications. proposed MLI have been presented in this paper. The results from simulations and exper-

Author Contributions: Methodology, B.M.; Software, K.K.M.; Formal analysis, D.D. and M.M.; Investigation, P.D.; Resources, M.M., G.F. and V.V.; Data curation, B.C.; Writing—review & editing, H.J. and B.C.; Supervision, G.F. and B.M. All authors have read and agreed to the published version Simulations of the manuscript. of the manuscript.

**Funding:** This research received no external funding.

Data Availability Statement: The data presented in this study are available in this article. experimental studies can prove its capabilities in renewable energy applications.

**Conflicts of Interest:** The authors declare no conflict of interest.

### **References**

- <span id="page-21-0"></span>1. Chen, M.; Gao, C.; Yin, C.; Loh, P.C. Novel Cascaded Seven-Level Inverter with Embedded Voltage Boosting for Renewable Energy Applications. *CPSS Trans. Power Electron. Appl.* **2022**, *7*, 58–70. [\[CrossRef](https://doi.org/10.24295/CPSSTPEA.2022.00006)]
- <span id="page-21-1"></span>2. Mondol, H.; Biswas, S.P.; Islam, R.; Mahfuz‑Ur‑Rahman, A.M.; Muttaqi, K.M. A New Hybrid Multilevel Inverter Topology with Level Shifted Multi-carrier PWM Technique for Harvesting Renewable Energy. In Proceedings of the 2020 IEEE Industry Applications Society Annual Meeting, Detroit, MI, USA, 10–16 October 2020; pp. 2574–2585. [\[CrossRef](https://doi.org/10.1109/IAS44978.2020.9334754)]
- <span id="page-21-2"></span>3. Reddi, N.K.; Ramteke, M.R.; Suryawanshi, H.M.; Kothapalli, K.; Gawande, S.P. An Isolated Multi-Input ZCS DC–DC Front-End-Converter Based Multilevel Inverter for the Integration of Renewable Energy Sources. *IEEE Trans. Ind. Appl.* **2018**, *54*, 494–504. [\[CrossRef\]](https://doi.org/10.1109/TIA.2017.2753160)
- <span id="page-21-3"></span>4. Balachandran, A.; Jonsson, T.; Eriksson, L. Design and Analysis of Battery-Integrated Modular Multilevel Converters for Automotive Powertrain Applications. In Proceedings of the 2021 23rd European Conference on Power Electronics and Applications (EPE'21 ECCE Europe), Ghent, Belgium, 6–10 September 2021; pp. 1–12. [\[CrossRef](https://doi.org/10.23919/EPE21ECCEEurope50061.2021.9570570)]
- <span id="page-21-4"></span>5. Khoucha, F.; Lagoun, S.M.; Marouani, K.; Kheloui, A.; Benbouzid, M.E.H. Hybrid Cascaded H-Bridge Multilevel-Inverter Induction‑Motor‑Drive Direct Torque Control for Automotive Applications. *IEEE Trans. Ind. Electron.* **2010**, *57*, 892–899. [\[Cross‑](https://doi.org/10.1109/TIE.2009.2037105) [Ref\]](https://doi.org/10.1109/TIE.2009.2037105)
- <span id="page-21-5"></span>6. Modeer, T.; Pallo, N.; Foulkes, T.; Barth, C.B.; Playa‑Podgurski, R.C.N. Design of a GaN‑Based Interleaved Nine‑Level Flying Capacitor Multilevel Inverter for Electric Aircraft Applications. *IEEE Trans. Power Electron.* **2020**, *35*, 12153–12165. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2020.2989329)
- <span id="page-21-18"></span>7. Mahto, K.K.; Mahato, B.; Chandan, D.; Das, P.; Das, G.; Fotis, M. Mann. A New Symmetrical Source-Based DC/AC Converter with Experimental. *Verification. Electron.* **2024**, *13*, 1975.[[CrossRef](https://doi.org/10.3390/electronics13101975)]
- <span id="page-21-6"></span>8. Chen, W.L.; Su, Y.H. Negative Sequence Active and Reactive Currents Compensation for Unbalanced Three-Phase Networks Subject to Various Line Impedance Attributes. *IEEE J. Emerg. Sel. Top. Power Electron.* **2022**, *10*, 2528–2538.[[CrossRef\]](https://doi.org/10.1109/JESTPE.2021.3105197)
- <span id="page-21-7"></span>9. Yadav, D.; Singh, N.; Bhadoria, V.; Vita, V.; Fotis, G.; Tsampasis, E.G.; Maris, T.I. Analysis of the Factors Influencing the 300 Performance of Single‑ and Multi‑Diode PV Solar Modules. *IEEE Access* **2023**, *11*, 95507–95525.[[CrossRef](https://doi.org/10.1109/ACCESS.2023.3306473)]
- <span id="page-21-8"></span>10. Maris, T.I.; Kourtesi, S.; Ekonomou, L.; Fotis, G. Modeling of a single‑phase photovoltaic inverter. *Sol. Energy Mater. Sol. Cells* **2007**, *91*, 1713–1725.[[CrossRef](https://doi.org/10.1016/j.solmat.2007.05.027)]
- <span id="page-21-9"></span>11. Ponnusamy, P.; Sivaraman, P.; Almakhles, D.J.; Padmanaban, S.; Leonowicz, Z.; Alagu, M.; Ali, J.S.M. A New Multilevel Inverter Topology with Reduced Power Components for Domestic Solar PV. *Appl. IEEE Access* **2020**, *8*, 187483–187497.[[CrossRef](https://doi.org/10.1109/ACCESS.2020.3030721)]
- <span id="page-21-10"></span>12. Bughneda, A.; Salem, M.; Richelli, A.; Ishak, D.; Alatai, S. Review of multilevel inverters for PV energy system applications. *Energies* **2021**, *14*, 1585.[[CrossRef](https://doi.org/10.3390/en14061585)]
- <span id="page-21-11"></span>13. Mahato, B.; Majumdar, S.; Jana, K.C. Carrier‑based PWM techniques for multi‑level inverters: A comprehensive performance study. *Gazi Univ. J. Sci. Part. A Eng. Innov.* **2018**, *5*, 101–111.
- <span id="page-21-12"></span>14. Hosseinzadeh, M.A.; Sarebanzadeh, M.; Garcia, C.F.; Babaei, E.; Rodriguez, J.; Kennel, R. Reduced Multisource Switched-Capacitor Multilevel Inverter Topologies. *IEEE Trans. Power Electron.* **2022**, *37*, 14647–14666.[[CrossRef](https://doi.org/10.1109/TPEL.2022.3191013)]
- <span id="page-21-19"></span>15. Chamarthi, P.K.; Agarwal, V.; Meutas, M.S.E.; Khadkakar, V. Novel 1–0 Dual Input Nine‑Level Inverter Topology with Gener‑ alized Modulation Technique. *IEEE Trans. Energy Convers.* **2022**, *37*, 1789–1802. [\[CrossRef\]](https://doi.org/10.1109/TEC.2022.3140232)
- <span id="page-21-13"></span>16. Sadanala, C.; Pattoaik, S.P.; Singh, V.P. A novel switched capacitor based multilevel inverter with symmetrical and asymmetrical configurations. *Electr. Eng.* **2021**, *103*, 1461–1472.[[CrossRef](https://doi.org/10.1007/s00202-020-01172-7)]
- <span id="page-21-14"></span>17. Darmian, S.Y.; Barakati, S.M. A New Asymmetric Multilevel Inverter with Reduced Number of Components. *IEEE J. Emerg. Sel. Top. Power Electron.* **2020**, *8*, 4333–4342.[[CrossRef](https://doi.org/10.1109/JESTPE.2019.2945757)]
- <span id="page-21-15"></span>18. Pradeep, J.; Vengadakrishnan, K.; Palani, A.; Sandirasegarane, T. A new tri‑ source symmetric cascaded multilevel inverter topology with reduced power components. *Circuit World* **2022**, *49*, 431–444.[[CrossRef](https://doi.org/10.1108/CW-06-2021-0184)]
- <span id="page-21-16"></span>19. Chandrasekaran, K.; Mohanty, N.K.; Ranganathan, S. A new tapped sources stack succored modified HX bridge MLI Circuit World. *Circuit World* **2021**, *47*, 164–172. [\[CrossRef](https://doi.org/10.1108/CW-11-2019-0185)]
- <span id="page-21-20"></span>20. Mahato, B.; Majumdar, S.; Jana, K.C. A new and generalized MLI with overall lesser power electronic devices. *J. Circuits Syst. Comput.* **2019**, *29*, 2050058. [\[CrossRef\]](https://doi.org/10.1142/S0218126620500589)
- <span id="page-21-21"></span>21. Paul, S.; Mahato, B.; Majumdar, S.; Jana, K.C. A Novel H-Type MLI with the reduction in Power Electronic Devices. In Proceedings of the 2021 12th Power Electronics, Drive Systems, and Technologies Conference (PEDSTC), Tabriz, Iran, 2–4 February 2021; pp. 1–5.[[CrossRef\]](https://doi.org/10.1109/PEDSTC52094.2021.9405930)
- <span id="page-21-22"></span>22. Tupakula, R.R. A generalized single‑phase cascaded multilevel inverter with reduced switch count. *Electr. Eng.* **2021**, *103*, 1115– 1125.[[CrossRef\]](https://doi.org/10.1007/s00202-020-01141-0)
- <span id="page-21-17"></span>23. Khasm, S.R.; Dhaminyslu, C. Design and Implementation of Asymmetrical Multilevel Inverter with Reduced Components and Low Voltage Stress. *IEEE Access* **2022**, *10*, 3495–3511. [\[CrossRef\]](https://doi.org/10.1109/ACCESS.2022.3140354)
- <span id="page-21-23"></span>24. Babaei, E.; Hosseinzadeh, M.A.; Sarbanzadeh, M.; Cecati, C. A new basic unit for cascaded multilevel inverters with reduced number of power electronic devices. In Proceedings of the 2016 7th Power Electronics and Drive Systems Technologies Conference (PEDSTC), Tehran, Iran, 16–18 February2016; pp. 185–190.[[CrossRef\]](https://doi.org/10.1109/PEDSTC.2016.7556859)
- <span id="page-21-24"></span>25. Harbi, I.A.; Azazi, H.Z.; Lashing, A.E.; Elsabbe, A. A higher levels multilevel inverter with reduced number of switches. *Int. J. Electron.* **2020**, *105*, 1286–1299.[[CrossRef](https://doi.org/10.1080/00207217.2018.1440429)]
- <span id="page-21-25"></span>26. Kannan, C.; Mohanty, N.K. A Non‑modular Matrix Structure for Component Count Waning in Multilevel Inversion. *Electr. Eng. Technol.* **2022**, *17*, 251–259. [\[CrossRef\]](https://doi.org/10.1007/s42835-021-00916-0)
- <span id="page-22-1"></span><span id="page-22-0"></span>28. Mahato, B.; Majumdar, S.; Paul, S.; Pal, P.K.; Jana, K.C. A new and modular back-to-back connected T-type inverter for minimum number of power devices, TSV, and cost factor. *IETE Tech. Rev.* **2022**, *39*, 357–374.[[CrossRef](https://doi.org/10.1080/02564602.2020.1860838)]
- <span id="page-22-2"></span>29. Mahato, B.; Ranjan, M.; Pal, P.K.; Gupta, S.K.; Mahto, K.M. Design, development and verification of a new multilevel inverter for reduced power switches. *Arch. Electr. Eng.* **2022**, 1051–1063.[[CrossRef\]](https://doi.org/10.24425/aee.2022.142124)
- <span id="page-22-3"></span>30. Mahato, B.; Majumdar, S.; Jana, K.C.; Thakura, P.R.; Mohanta, D.K. Experimental verification of a new scheme of MLI based on modified T‑type inverter and switched‑diode cell with lower number of circuit devices. *Electr. Power Compon. Syst.* **2021**, *48*, 1814–1834. [\[CrossRef](https://doi.org/10.1080/15325008.2021.1906793)]
- <span id="page-22-4"></span>31. Mahato, B.; Majumdar, S.; Jana, K.C. Reduction of power electronic devices in a single‑phase generalized multilevel inverter. *J. Circuits Syst. Comput.* **2020**, 2050093.[[CrossRef](https://doi.org/10.1142/S0218126620500930)]
- <span id="page-22-5"></span>32. Majumdar, S.; Mahato, B.; Jana, K.C. Optimum structure‑based multi‑level inverter with doubling circuit configuration. *J. Cir‑ cuits Syst. Comput.* **2019**, 1950194.[[CrossRef](https://doi.org/10.1142/S0218126619501949)]
- <span id="page-22-6"></span>33. Chandrasekaran, K.; Mohanty, N.K. A Flexible Rung Ladder Structured Multilevel Inverter. *Tech. Gaz.* **2020**, *27*, 1044–1049. [\[CrossRef\]](https://doi.org/10.17559/TV-20190427204209)

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.