

Article **An Energy Management System for Distributed Energy Storage System Considering Time-Varying Linear Resistance**

Yuanliang Fan ¹ , Zewen Li ¹ , Xinghua Huang ¹ , Dongtao Luo ² , Jianli Lin ¹ , Weiming Chen ¹ , Lingfei Li ¹ and Ling Yang 2,[*](https://orcid.org/0000-0002-8707-6977)

- ¹ State Grid Fujian Electric Power Research Institute, Fuzhou 350007, China; fan_yuanliang@fj.sgcc.com.cn (Y.F.); li_zewen@fj.sgcc.com.cn (Z.L.); huang_xinghua@fj.sgcc.com.cn (X.H.); lin_jianli@fj.sgcc.com.cn (J.L.); chen_weiming5@fj.sgcc.com.cn (W.C.); li_lingfei2@fj.sgcc.com.cn (L.L.)
- ² School of Automation, Guangdong University of Technology, Guangzhou 510006, China; 2112204478@mail2.gdut.edu.cn
- ***** Correspondence: yangling_1992@gdut.edu.cn

Abstract: As the proportion of renewable energy in energy use continues to increase, to solve the problem of line impedance mismatch leading to the difference in the state of charge (SOC) of each distributed energy storage unit (DESU) and the DC bus voltage drop, a distributed energy storage system control strategy considering the time-varying line impedance is proposed in this paper. By analyzing the fundamental frequency harmonic components of the pulse width modulation (PWM) signal carrier of the converter output voltage and output current, we can obtain the impedance information and, thus, compensate for the bus voltage drop. Then, a novel, droop-free cooperative controller is constructed to achieve SOC equalization, current sharing, and voltage regulation. Finally, the validity of the system is verified by a hardware-in-the-loop experimental platform.

Keywords: state of charge (SOC); energy storage system (ESS); droop-free control; current sharing

Citation: Fan, Y.; Li, Z.; Huang, X.; Luo, D.; Lin, J.; Chen, W.; Li, L.; Yang, L. An Energy Management System for Distributed Energy Storage System Considering Time-Varying Linear Resistance. *Electronics* **2024**, *13*, 4327. [https://doi.org/10.3390/](https://doi.org/10.3390/electronics13214327) [electronics13214327](https://doi.org/10.3390/electronics13214327)

Academic Editor: Alexander Barkalov

Received: 30 September 2024 Revised: 30 October 2024 Accepted: 31 October 2024 Published: 4 November 2024

Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(https://](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/) $4.0/$).

1. Introduction

The renewable energy in energy use is increasing, with the renewable energy in the global electricity mix rising from the current 30 per cent to nearly 50 per cent by 2030. Microgrids can be an effective model for load management, renewable energy management, and energy storage system (ESS) management [\[1,](#page-20-0)[2\]](#page-20-1). For the past few years, DC microgrids have been investigated because they integrate DC loads and DC sources more efficiently and easily than AC microgrids [\[3\]](#page-20-2). In DC microgrids, various energy storage systems can improve power quality and overcome the intermittency of renewable energy sources [\[4–](#page-20-3)[6\]](#page-20-4). However, in the case of an unbalanced state of charge (SOC), ESS may experience overcharging or deep discharge, which may affect the battery's lifespan [\[7\]](#page-20-5). Therefore, it is necessary to consider SOC issues to ensure SOC balance.

Therefore, many researchers have proposed various approaches to cope with the problem of SOC balance. References [\[8,](#page-20-6)[9\]](#page-20-7) proposes an adaptive droop control method in which the droop coefficient is related to the SOC so that each energy storage output power is allocated according to its SOC and battery capacity, thus achieving SOC equalization. The method proposed in [\[10\]](#page-20-8) equalizes the change slope of SOC. However, when the SOC initial value is different, the equalization control of SOC cannot be realized, which is lack of universality. Reference [\[11\]](#page-20-9) proposes an accurate power sharing scheme for distributed energy storage systems (DESS), which achieves SOC balancing through improved sag control and introduction of a virtual power rating, and maintains the output voltage average of the DESS at the nominal value through a voltage restoration approach. Reference [\[12\]](#page-20-10) proposes the use of a consistency algorithm to achieve SOC equalization and incorporates sliding mode control to improve the reliability of the control strategy. Reference [\[13\]](#page-20-11) designed a multi-agent sliding mode algorithm to charge and discharge the energy storage unit (ESU)

with a large charge state and the ESU with a small charge state together, which can quickly achieve SOC equalization of the ESU, but it is still unable to avoid the overcharging and discharging of the ESU when the transient output power is large. Exponential function was used to adjust the dynamic consistency algorithm in $[14]$ to improve its ability to identify the difference of state variables, which can accelerate the SOC convergence speed.

In the equalization control strategy proposed in the above study, the ideal control effect cannot be achieved without considering the effect of line impedance. Virtual impedance has been added to the control to simulate the effect of impedance on the droop control in [\[15\]](#page-20-13), thus counteracting the effect of line impedance on load distribution and giving a better equalization effect. In [\[16\]](#page-20-14), the line resistance is compensated to the droop control, and a communication interruption control formula is additionally set to guarantee the control effect, but its control algorithm is relatively complex. A new parameter, 'virtual voltage drop', is defined from the droop coefficient and line resistance in [\[17\]](#page-20-15); meanwhile, the DC bus voltage does not need to be used as a feedback signal. Reference [\[18\]](#page-20-16) injects a short-time small voltage perturbation on the DC bus reference voltage and uses a closedloop estimation algorithm to estimate the line impedance value associated with the DC/DC converter in the DC microgrid. Reference [\[19\]](#page-20-17) proposes a dynamic droop coefficient correction control, dynamically adjusting each converter's droop coefficient to cope with the impact of uncertain line impedance. Reference [\[20\]](#page-20-18) proposed using a recursive least squares algorithm for online estimation of feeder resistance, eliminating the need to test the actual feeder resistance at the design stage.

In the above research content, references [\[9,](#page-20-7)[12–](#page-20-10)[14\]](#page-20-12) are verified based on simulation software, references [\[8,](#page-20-6)[16,](#page-20-14)[17\]](#page-20-15) are verified by a hardware-in-the-loop experimental platform, and references [\[10,](#page-20-8)[11,](#page-20-9)[15,](#page-20-13)[18](#page-20-16)[–20\]](#page-20-18) are verified by building hardware models. For comprehensive consideration, this paper carries out experimental verification based on the hardware-inthe-loop experimental platform.

In summary, the above methods are based on the analysis of droop control, which may bring some new problems, affecting system stability.

A control strategy for DESS considering time-varying line impedance is proposed. The main contributions are:

- (1) The proposed strategy can achieve impedance detection without additional hardware, which is more stable and practical. The strategy effectively utilizes high-frequency ripple, a characteristic of power electronic converters. The calculation of line impedance values using characteristics and microgrid topology compensates for bus voltage drops caused by line impedance.
- (2) An inverse tangent function is introduced as an SOC information state factor. By adjusting one parameter of the function, the accuracy and speed of SOC balance can be improved, thereby simplifying the complexity of the design.

The rest of the paper is organized as follows. Section [2](#page-1-0) analyzes the structure and control of the DC microgrid. Detailed analysis was conducted on the proposed scheme in Section [3.](#page-3-0) Section [4](#page-5-0) analyzes the system's stability. Section [5](#page-7-0) obtains the parameter range, keeping the system running stably via the simulation result. Section [6](#page-14-0) presents the experimental results to confirm the feasibility of the proposed scheme. Section [7](#page-19-0) concludes the paper.

2. DC Microgrid Droop Control

2.1. Structure of Island Microgrid

Figure [1](#page-2-0) shows a typical island microgrid structure composed of renewable energy, load, distributed energy storage systems, and a distribution station area.

Figure 1. Structure of DC microgrid. **Figure 1.** Structure of DC microgrid.

2.2. Downsides of Droop Control 2.2. Downsides of Droop Control

The current distribution method usually adopts droop control in traditional DC microgrids. To reflect the correlation characteristics of the DC voltage and DC current of the ESU, this paper adopts the U-I droop control, whose expression is:

$$
u_{o} = u_{ref} - Ri_{o}
$$
 (1)

where: u_0 is the voltage of the ESU, u_{ref} is the reference voltage, i_0 is the current of the ESU, and *R* is the droop coefficient of the ESU.

For ease of analysis, this paper uses an example of a system model with two ESUs of For ease of analysis, this paper uses an example of a system model with two ESUs of the same capacity connected in parallel, as shown in Figure 2. The bus voltage expression the same capacity connected in parallel, as shown in Figure [2.](#page-2-1) The bus voltage expression is:

$$
u_{\text{bus}} = u_{\text{o}i} - R_{\text{line}i} i_{\text{o}i} \tag{2}
$$

where: u_{oi} represents the voltages of the *i*th ESU, i_{oi} represents the currents of the *i*th ESU, $R_{\text{line}i}$ denotes the line impedance of the *i*th ESU, and u_{bus} is the bus voltage.

ⁱ SOC

 Ω Parallel equivalent circuit model of D C microgrid . *ⁱ* **Figure 2.** Parallel equivalent circuit model of DC microgrid. **Figure 2.** Parallel equivalent circuit model of DC microgrid.

The output current expression is:

$$
i_{oi} = \frac{(u_{oi} - u_{bus})}{R_{linei}}
$$
\nAt the same time, the SOC_i [21] is:

\n(3)

 \mathbf{s} . \mathbf{q} At the same time, the SOC_i [\[21\]](#page-20-19) is:

$$
SOCi = SOCi0 - \frac{1}{C_{\text{bati}}} \int_0^t i_{\text{oi}} dt
$$
 (4)

where: SOC_i and SOC_{i0} are the current SOC value and initial SOC value, and C_{bati} is the rated capacity.

Through derivation of Equation (4), we can obtain:

$$
SOCi = -\frac{i_{oi}}{C_{\text{bati}}}
$$
\n(5)

Based on Equations (1)-(5), the ratio of SOC derivatives of any two ESUs is:

$$
\frac{SOC_i}{SOC_j} = \frac{(R_j + R_{\text{line}j})C_{\text{bat}j}}{(R_i + R_{\text{line}i})C_{\text{bat}i}}
$$
(6)

To complete the appropriate control objectives, the difference between the ESU capacity and the line impedance must be taken into account. However, the conventional droop control has a fixed droop coefficient and can only allocate power according to a fixed value, so it is not possible to adaptively adjust the droop coefficient and maintain the SOC equilibrium of the DESUs. In addition, due to the existence of line impedance, the bus voltage will deviate from the reference, which is a pair of contradictions of the droop control.

3. An Energy Management System for DESS 3. An Energy Management System for DESS

An energy management system for DESS considering time-varying linear resistance is An energy management system for DESS considering time-varying linear resistance is proposed, as shown in Figure [3.](#page-3-1) proposed, as shown in Figure 3.

Figure 3. Control block diagram of DESS. **Figure 3.** Control block diagram of DESS.

3.1. Line Impedance Detection Method 3.1. Line Impedance Detection Method

A method of impedance detection based on the fundamental frequency component of A method of impedance detection based on the fundamental frequency component of the pulse width modulation (PWM) carrier is used [22]. Since the PWM signal frequency is the pulse width modulation (PWM) carrier is used [\[22\]](#page-20-20). Since the PWM signal frequency is usually very high, generally above 10 kHz, it has the characteristics of a stable frequency, usually very high, generally above 10 kHz, it has the characteristics of a stable frequency, being free from link interference, and being free from converter device parameter interfer-being free from link interference, and being free from converter device parameter interference. By utilizing this characteristic, the collected voltage and current signals are processed ence. By utilizing this characteristic, the collected voltage and current signals are processed by the controller to obtain the voltage and current components at each frequency. In each ϵ frequency, the frequency of the group with the highest energy is equal to the PWM carrier frequency, the frequency of the group with the highest energy is equal to the PWM carrier frequency value provided by the controller. The transducer output voltage and current *t T* + requency value provided by the controller. The transducer output voltage and current sollected by the sensor are carried out, and the voltage and current signal in the time domain is transferred to the frequency domain. (7)

$$
\begin{cases}\n u_f = \int_t^{t+T} \sin(\omega t) u_0 dt \\
 i_f = \int_t^{t+T} \sin(\omega t) i_0 dt \\
 \omega = 2\pi f\n\end{cases}
$$
\n(7)

where: *T* is the period corresponding to this frequency. The line impedance of the *i*th converter can be obtained from Figure 4:

The line impedance of the *i*th converter can be obtained from Figure [4:](#page-4-0)

Figure 4. Equivalent circuit of the converter. **Figure 4.** Equivalent circuit of the converter.

3.2. Cooperative Control 3.2. Cooperative Control

From Figure 3: From Figure [3:](#page-3-1)

$$
u_{\text{ref}i} = u_{\text{ref}} + \delta u_i \tag{9}
$$

where *u*ref*ⁱ* is bus voltage reference; *u*ref is reference voltage; and *δuⁱ* is the voltage compensation.

$$
\delta u_i = \int \left(u^* - \frac{\varepsilon_{\text{avg}}}{z_i} \right) \tag{10}
$$

i
 *i i*² where *u*^{*} is the virtual reference voltage with the expression shown in Equation (11); *ε*_{avg} is the average value of the information factor ε ; and z_i is the transition factor with the expression shown in Equation (14).

$$
u^* = u_{ref} + \Delta u_i \tag{11}
$$

$$
\Delta u_i = i_{oi} R_{\text{line}i}
$$
 (12)

$$
\varepsilon_i = z_i u_{oi} \tag{13}
$$

$$
z_i = 1 - \frac{e_i i_{oi}}{i_{\text{rate}} b} \tag{14}
$$

where Δu_i is the line impedance compensation whose expression is shown and *b* is the gain to avoid z_i taking the value of 0 when $e_i i_{oi} = i_{\text{rate}}$, so $b = 0.4$ is chosen. e_i is the expression of to avoid z_i taking the value of 0 when $e_i i_{oi} = i_{\text{rate}}$, so $b = 0.4$ is chosen. e_i is the expression of where $\overline{\mathcal{L}}$ is the line input is the gain is the the SOC equalization factor:

$$
e_i = \frac{C_{\text{max}}}{C_{\text{bati}}} \left(\left(\frac{2}{\pi} \arctan(c(SOC_{\text{avg}} - SOC_i)) \right) + 1 \right) \tag{15}
$$

am rated capacity, SOC_{avg} is the average value of the SOC, c is where *C*_{max} is the maximum rated capacity, *SOC*_{avg} is the average value of the SOC, *c* is the amplification factor, and the speed of equalization of the SOC can be controlled by adjusting the amplification factor *c*. The value of *c* will be analyzed in the next section.

(8)

An SOC equalization factor is designed, and an amplification factor is used to accelerate the equalization speed. An Society is designed, and an amplification factor is designed, and an amplification factor is used to acceler-An SOC equalization

According to the above analysis, we have:

$$
u^* = \frac{\varepsilon_{avgi}}{z_i} = \frac{\varepsilon_{avgj}}{z_j} \dots = \frac{\varepsilon_{avgn}}{z_n} \tag{16}
$$

According to Equations (10)–(16), the following can be obtained:
i

$$
u_{\text{ref}} = \frac{u_{\text{o}i} + u_{\text{o}j} + \cdots u_{\text{on}}}{n} = u_{\text{avg}}
$$
(17)

$$
\frac{i_{oi}}{C_{\text{bati}}} = \frac{i_{oj}}{C_{\text{bati}}} = \dots = \frac{i_{on}}{C_{\text{batin}}}
$$
\n(18)

According to Equations (17) and (18), the proposed method can achieve the control According to Equations (17) and (18), the proposed method can achieve the control objective. objective.

3.3. Parametric Analysis 3.3. Parametric Analysis

In the analysis below, two ESUs in parallel are used as an example. The converter from Equation (9) and $SOC_{ki} = SOC_{avg} - SOC_{i}$ is assumed. The Arctan function and amplification factor are introduced to construct the equalization factor. Because of the large slope of the arctangent function near zero, its value increases faster near zero, and the equalization factor can be limited to a certain range. This characteristic of the arctan function is used to design the amplification factor, as shown in Figure [5.](#page-5-1) When the amplification factor *c* is increased, the convergence speed and precision of information state factors are guaranteed, so $c = 25$ is selected.

Figure 5. Variation curve of e_i with SOC_{ki} while taking different values of c .

4. Stability Analysis 4. Stability Analysis

In this paper, the strategy is analyzed in terms of stability in a system consisting of two strategy is analyzed in terms of stability in a system consisting of two groups of ESUs of equal capacity, line impedance, and loads, and Figure [6](#page-6-0) shows the block diagram of the ESUs. control block diagram of the ESUs.

According to Figure [2,](#page-2-1) we can obtain the output current:

$$
i_{oi} = \alpha u_{oi} - \beta u_{oi} \tag{19}
$$

where

$$
\begin{cases}\n\alpha = \frac{R_{\text{line}} + R_{\text{L}}}{R_{\text{line}} + R_{\text{line}} + R_{\text{line}} + R_{\text{line}} + R_{\text{line}}}} \\
\beta = \frac{R_{\text{L}}}{R_{\text{line}} + R_{\text{line}} + R_{\text{line}} + R_{\text{line}} + R_{\text{line}}}}\n\end{cases}
$$
\n(20)

Through Figure [6](#page-6-0) and Equations (19)–(20), the voltage can be obtained [\[23\]](#page-20-21):

$$
u_{o1} = \frac{2(1+G_{s})u^{*}}{2+G_{s}G_{e}G_{c}} - \frac{G_{w}G_{s}G_{e}G_{c}z_{2}u_{o2}}{(2+G_{s}G_{e}G_{c})z_{1}}
$$
(21)

where G_s is the integral link.

According to Equation (21), the expressions of G_e and G_w are:

$$
\begin{cases}\nG_e = e^{-\tau_e s} \approx \frac{1}{1 + \tau_e s} \\
G_w = e^{-\tau_w s} \approx \frac{1}{1 + \tau_w s}\n\end{cases}
$$
\n(22)

where τ_e and τ_w are the communication delay times. According to Equations (19)–(22), we can obtain [\[24\]](#page-20-22):

$$
\left. \frac{\Delta u_{01}}{\Delta u^*} \right|_{\Delta u_{02}=0} = \frac{2(1+G_{\rm s})}{2+G_{\rm s}G_{\rm e}G_{\rm c}} \tag{23}
$$

Figure 6. Control block diagram of the ESUs. **Figure 6.** Control block diagram of the ESUs.

Figure 7a,b display the pole distribution for k from 1 to 35 and τ_e from 10 ms to of the imaginary axis and move to the right, but the system can remain stable within the maximum range of k. As can be seen from Figure [7b](#page-7-1), the poles are located to the left of the *imaginary axis and move to the right as the* τ_e *increases. The increase in* τ_e *can ensure the* 100 ms. From Figure [7a](#page-7-1), when the value of k increases, the poles are all on the left side system's stability.

Figure 7. *Cont*.

Figure 7. System stability analysis. (a) τ_e = 50 ms, κ increases. (b) k = 10, τ_e increases.

5. Simulation Results 5. Simulation Results

In order to verify the influence on the system's stability, when the battery capacity, line impedance, and load power of the three converters are changed, a Matlab/Simulink
 simulation model is built, and it uses control variates to conduct the simulation. The key parameters are shown in Table [1.](#page-7-2)

Table 1. The key system parameters. **Table 1.** The key system parameters.

5.1. Simulation Analysis of Changing the Third Battery Capacity

In terms of battery capacity, the capacity of the first and second group of batteries is kept unchanged, and only the capacity of the third group of batteries is changed in order to analyze the impact to the system when the battery capacity changes.

First, the battery capacity of the third group is reduced by 25% of the standard capacity; that is, the battery capacity of the third group is set to 3. The simulation results are shown in Figure [8.](#page-8-0) The output current is distributed at 6:6:3, which is the same as the standard capacity ratio; the DC bus voltage is maintained at 400 V; the SOC balancing time is 15.6 s; and the system remains stable.

Secondly, the battery capacity of the third group is increased by 25% of the standard capacity; that is, the battery capacity of the third group is set to 5. The simulation results are shown in Figure [9.](#page-9-0) The DC bus voltage remains stable, the SOC balancing time and the output current equalization time are 5.2 s, and the output current distribution ratio is 6:6:5; the system remains stable.

Therefore, when the battery capacity changes within a reasonable range, the proposed strategy can maintain system stability.

strategy can maintain system stability.

Figure 8. Simulation of the third battery group decreasing by 25% of its rated capacity. (a) DC bus voltage. (**b**) Output current. (**c**) SOC. voltage. (**b**) Output current. (**c**) SOC.

Figure 9. Simulation of the third battery group increasing by 25% of its rated capacity. (a) DC bus voltage. (**b**) Output current. (**c**) SOC. voltage. (**b**) Output current. (**c**) SOC.

5.2. Simulation Analysis of Changing the Line Impedance of the Third Converter

In terms of line impedance, the line impedance of the first and second converters is kept unchanged, and only the line impedance of the third converter is changed in order to analyze the influence with line impedance variation.

First, the line impedance of the third converter is reduced by 50% of the standard line impedance; that is, the line impedance of the third converter is set to 0.18Ω . The simulation mipedance, that is, the line impedance of the time converter is set to 0.16x2. The simulation
results are shown in Figure [10.](#page-10-0) The SOC equalization time is 7.1 s, the DC bus voltage is tesures are shown in Figure 10. The society equalization time is 7.1 s, are BC bas voltage is
maintained as stable, the output current is distributed proportionally, and the system is maintained as staste, as lation results are shown in Figure 11. The DC bus voltage remains stable, the output current First, the line impedance of the third converter is reduced by 50% of the stand

line impedance; that is, the line impedance of the third converter is set to 0.542 ± 0.5

Figure 10. Simulation of the third transformer's line impedance decreasing by 50% of its rated line **Figure 10.** Simulation of the third transformer's line impedance decreasing by 50% of its rated line impedance. (**a**) DC bus voltage. (**b**) Output current. (**c**) SOC. impedance. (**a**) DC bus voltage. (**b**) Output current. (**c**) SOC.

Secondly, the line impedance of the third converter is increased by 50% of the standard line impedance; that is, the line impedance of the third converter is set to 0.54Ω . The simulation results are shown in Figure [11.](#page-11-0) The DC bus voltage remains stable, the output current is properly distributed, the SOC equalizes after 7.2 s, and the system is stable.

Figure 11. Simulation of the third transformer's line impedance increasing by 50% of its rated line **Figure 11.** Simulation of the third transformer's line impedance increasing by 50% of its rated line impedance. (**a**) DC bus voltage. (**b**) Output current. (**c**) SOC. impedance. (**a**) DC bus voltage. (**b**) Output current. (**c**) SOC.

Therefore, when line impedance changes reasonably, the proposed strategy can effectively eliminate the effect of line impedance on accurate current distribution and ensure
stable system eneration stable system operation.

5.3. Simulation Analysis of Changing the Load Power

In terms of load power, the standard load power is set to 8 kW, and the influence of In the system's stability is analyzed.
Therefore, when the load power change on the system's stability is analyzed.

First, the load power is reduced by 25% of the standard load power; that is, the load power is set to 6 kW. The simulation results are shown in Figure [12.](#page-12-0) After a period of jitter, the DC bus voltage and output current are held steady, the SOC equalizes after 11.6 s, and the system remains stable. The system can maint stable. The system can make \sim 5.4 \sim 5.4

Figure 12. Simulation of load power decreasing by 25% of its rated load power. (a) DC bus voltage. Output current. (**c**) SOC. (**b**) Output current. (**c**) SOC.

Secondly, the load power is increased by 25% of the standard load power; that is, the load power is set to 10 kW. The simulation results are shown in Figure [13.](#page-13-0) The SOC balancing time is 5.6 s, the DC bus voltage remains stable, and the system remains stable.

Figure 13. Simulation of load power increasing by 25% of its rated load power. (a) DC bus voltage. Output current. (**c**) SOC. (**b**) Output current. (**c**) SOC.

6. Experiment Results Therefore, when the load power changes reasonably, the proposed strategy can maintain the stable operation of the system.

Through the simulation results, it can be seen that when the battery capacity, line impedance, and load power of the converters are changed, respectively, within the ranges of [\[3–](#page-20-2)[5\]](#page-20-23), [1.8 Ω – 5.4 Ω], and [6 kW – 10 kW], the system can maintain stability.

6. Experiment Results

To verify the effectiveness of the proposed strategy, a hardware-in-the-loop experimental platform is established based on an RT-Lab real-time platform combined with a DSP control board for experimental verification, as shown in Figure [14.](#page-14-1) The experimental platform is equipped with a master computer, oscilloscope, OP5707, and DSP. In this case, the main circuit model is built in the RT-Lab system. The control strategy is implemented on the DSP board. The key parameters are shown in Table [1.](#page-7-2)

Figure 14. Hardware-in-the-loop experimental platform display plot. **Figure 14.** Hardware-in-the-loop experimental platform display plot.

6.1. Experimental Case I: Normal Discharge Mode and Its Comparison Experiment with Existing Existing Methods 6.1. Experimental Case I: Normal Discharge Mode and Its Comparison Experiment with

Methods The initial values of SOC for the three ESUs are 93%, 88%, and 83%. The load ratings are all 8 kW. Reference [\[25\]](#page-20-24) proposes an improved distributed cooperative control strategy
distributed by a social rating of the local ratings of the local ratings of the local ratings of the local ratings of the local rat are active box equalization. In this case, I trait to shows the experimental results of the control strategy proposed in this paper, and Figure [16](#page-16-0) demonstrates the control strategy
proposed in [25] to achieve SOC equalization. In this case, Figure [15](#page-15-0) shows the experimental results of the proposed in [\[25\]](#page-20-24).

From Figure [15a](#page-15-0), it can be seen that there is a certain drop in the bus voltage at the beginning of the discharge phase, but since the proposed control strategy in this paper can compensate for the voltage drop caused by the line losses, the bus voltage can be quickly restored to 400 V and stable operation can be maintained. Although the control strategy of [\[25\]](#page-20-24) shown in Figure [16a](#page-16-0) can also restore the bus voltage and keep it stable, its voltage can only be maintained at about 397 V.

can only be maintained at about 397 v.
Further, from the output current and the SOC waveform under the proposed control Further, from the burput current and the bock waveform ander the proposed comor
method, as shown in Figure [15b](#page-15-0),c, respectively, it can be seen that the larger the SOC of the nothed, as she will all 1.9 are 1.0 yey respectively, it can be seen that the hight the SOC of the ESUs, the larger their output currents correspondingly; conversely, the smaller the SOC, the smaller their output currents correspondingly. At $t = 9.8$ s, the SOC of each ESU tends to converge, satisfying the 3:3:2 capacity allocation requirement. In contrast, the proposed control strategy in [25] takes 13.4 s when the output currents are uniformly distributed (as shown in Figure 16b), and the [SOC](#page-16-0) equalization (as shown in Figure 16c) is 3.6 s slower than the proposed method in this paper.

In contrast, the proposed contrast, the proposed contrast, the proposed contrast, the proposed contrast, the p

In summary, the proposed control method in this paper achieves SOC equalization and accurate current distribution faster than the comparative methods, and also better
maintains the bus veltage at the rated value maintains the bus voltage at the rated value.
.

Figure 15. Experiment of normal discharge mode. (a) DC bus voltage. (b) Output current. (c) SOC.

Figure 16. *Cont*.

 20

Figure 16. Experiment of [25]. (**a**) DC bus voltage. (**b**) Output current. (**c**) SOC. **Figure 16.** Experiment of [\[25\]](#page-20-24). (**a**) DC bus voltage. (**b**) Output current. (**c**) SOC.

6.2. Experimental Case II: Line Impedance Change 6.2. Experimental Case II: Line Impedance Change

To confirm the control effect of the strategy under the condition of a sudden change in $\frac{1}{2}$ line impedance, the line impedance of the first converter is set to be reduced from 1 Ω to $0.5 Ω$ at t = 2.8.

At t = 2.8 s, the line impedance of the first ESU becomes 0.5 $Ω$. From Figure [17a](#page-17-0), the bus voltage drops briefly when the line impedance is reduced, but it returns to the reference value of 400 V after only 0.01 s and maintains stable operation. From Figure [17b](#page-17-0), the $\frac{1}{2}$ control strategy of this paper is adopted. $t = 9.8$ s satisfies the output current distribution by capacity. From Figure [17c](#page-17-0), SOC1, SOC2, and SOC3 reach $t = 9.8$ s.

Figure 17. *Cont*.

Figure 17. Experiment of line impedance changes. (a) DC bus voltage. (b) Output current. (c) SOC.

6.3. Experimental Case III: Load Switching in ESSs

The experiment is set to run until 4.2 s, when the system load changes abruptly. The equivalent load of the system is abruptly changed from the initial 20 Ω to 15 Ω . Figure [18](#page-18-0) shows the experimental results.

The ESU is regular discharge before the load is incorporated, and a 60 Ω resistive load is incorporated into the load when $t = 4.2$ s. From Figure $18a$, the bus voltage can be resto[red](#page-18-0) to the reference value of 400 V after a fluctuation of 0.02 s. From Figure 18b, because a 60 Ω resistive load is incorporated after 4.2 s, the output current increases. The increase in power of the load leads to an increase in output current. At $t = 7.9$ s, the output currents are 10 A, 10 A, and 6.6 A, respectively, which satisfy the output current distribution by capacity. After adopting the proposed strategies, the difference between different SOCs continues to decrease, and in the end, the SOC reaches equilibrium at $t = 7.9$ s, as shown in Figure 18c. \blacksquare corease, and in the SOC reaches equilibrium at the SOC reaches equilibrium at the 7.9 s, as shown in Figure 18c

Figure 18. *Cont*.

Figure 18. Experiment of load switching in ESSs. (a) DC bus voltage. (b) Output current. (c) SOC.

6.4. Experimental Case IV: DESU Exits Randomly 6.4. Experimental Case IV: DESU Exits Randomly

The state stability of the control method is verified when α is verified when α is verified when α is α i system cuts off the third ESU at $t = 5$ s. In Figure [19,](#page-19-1) the experiment of random DESU exits is above. shown. is shown. The stability of the control method is verified when ESU fluctuates in Case IV. The

 $A(t - 5)$ s, the third ESU opens from system interruption, causing a change in $\frac{1}{2}$ munication topology. In Figure [19a](#page-19-1), although the DC voltage briefly drops by 8 V when ESU decreases, it is still within acceptable limits, and the voltage returns to the reference value of 400 V in just 0.02 s. From Figure [19b](#page-19-1), after adopting the proposed strategy, when the third ESU is disconnected, *i*_{o3} becomes 0, and the other ESUs increase accordingly. At $t = 5$ s, the output currents i_{01} and i_{02} are both 10 A, which meets the requirements of capacity allocation. Figure [19c](#page-19-1) shows that due to $i_{03} = 0$, the SOC of the third ESU remains unchanged, while the SOC difference between ESU1 and ESU2 gradually decreases until SOC1 and SOC2 reach equilibrium at $t = 7$ s. At $t = 5$ s, the third ESU opens from system interruption, causing a change in com-

Figure 19. *Cont*.
Figure 19. *Cont*.

Figure 19. Experiment of random DESU exits. (a) DC bus voltage. (b) Output current. (c) SOC.

7. Conclusions

7. Conclusions To eliminate the effect of line impedance, it is ensured that each ESU can achieve SOC equilibrium while ensuring reasonable current distribution. In this paper, a distributed energy storage system control strategy considering time-varying line impedance is proposed. After theoretical and simulation analyses, it can be concluded that:

- (1) The ripple signal on the PWM carrier frequency of the controller can be overlaid onto the output current of the converter. This frequency can be unaffected and can stably transmit information about the line impedance. By analyzing the ripple signal, the impedance value of the circuit can be obtained.
- (2) The speed of SOC equalization is improved by using the advantage of the arctan function and a designed acceleration factor.
- (3) By analyzing the acceleration factor, the SOC can maintain the equalization quickly when the acceleration factor c is $5 \sim 25$.

We will further investigate the effectiveness of the proposed control strategy in largescale microgrids in the future while considering the impact of the aging of the battery pack on the convergence accuracy and system stability.

Author Contributions: Conceptualization, Z.L. and L.Y.; methodology, Y.F. and L.Y.; data curation, Y.F. and Z.L.; investigation, Z.L. and D.L.; software, Y.F. and X.H.; formal analysis, Z.L., J.L. and L.Y.; validation, X.H.; supervision, L.Y.; project administration, Y.F.; funding acquisition, Y.F. and L.Y.; writing—original draft preparation, Y.F., Z.L., X.H. and D.L.; writing—review and editing, W.C., L.L. and L.Y. All authors have read and agreed to the published version of the manuscript.

Funding: This work is supported by the Science and Technology Project of State Grid Fujian Electric Power Co., Ltd. (Research and Demonstration Application of Autonomous Collaborative Control and Energy Saving and Noise Reduction Methods for Shared Energy Storage System in Distribution Area, No. 521304230007).

Data Availability Statement: Data are contained within the article.

Conflicts of Interest: The authors declare no conflicts of interest.

References

- 1. Ban, C.; Huang, S.; Xiong, L.; Zhou, Y.; Wang, Q.; Song, R.; Wang, L.; Li, F. Distributed model predictive control based on bus voltage derivative and SoC dynamic model for shipboard DC microgrids. *Electronics* **2024**, *13*, 2880. [\[CrossRef\]](https://doi.org/10.3390/electronics13142880)
- 2. Yang, Z.; Wang, C.; Han, J.; Yang, F.; Shen, Y.; Min, H.; Hu, W.; Song, H. Analysis of voltage control strategies for DC microgrid with multiple types of energy storage systems. *Electronics* **2023**, *12*, 1661. [\[CrossRef\]](https://doi.org/10.3390/electronics12071661)
- 3. Magaldi, G.L.; Serra, F.M.; de Angelo, C.H.; Montoya, O.D.; Giral-Ramírez, D.A. Voltage regulation of an isolated DC microgrid with a constant power load: A passivity-based control design. *Electronics* **2021**, *10*, 2085. [\[CrossRef\]](https://doi.org/10.3390/electronics10172085)
- 4. Lv, J.; Wang, X.; Wang, G.; Song, Y. Research on control strategy of isolated DC microgrid based on SOC of energy storage system. *Electronics* **2021**, *10*, 834. [\[CrossRef\]](https://doi.org/10.3390/electronics10070834)
- 5. Ma, F.; Kuang, Y.; Wang, Z.; Huang, G.; Kuang, D.; Zhang, C. Multi-port and -functional power conditioner and its control strategy with renewable energy access for a railway traction system. *Energies* **2021**, *14*, 6146. [\[CrossRef\]](https://doi.org/10.3390/en14196146)
- 6. Chen, J.; Zhao, Y.; Lin, H.; Wei, Y.; Liu, W.; Guo, Q. Analysis and control of cascaded energy storage system for energy efficiency and power quality improvement in electrified railways. *IEEE Trans. Transp. Electrif.* **2024**, *10*, 1299–1313. [\[CrossRef\]](https://doi.org/10.1109/TTE.2023.3287891)
- 7. El-Shahat, A.; Sumaiya, S. DC-microgrid system design, control, and analysis. *Electronics* **2019**, *8*, 124. [\[CrossRef\]](https://doi.org/10.3390/electronics8020124)
- 8. Lu, X.; Sun, K.; Guerrero, J.M.; Vasquez, J.C.; Huang, L. State-of-charge balance using adaptive droop control for distributed energy storage systems in DC microgrid applications. *IEEE Trans. Ind. Electron.* **2014**, *61*, 2804–2814. [\[CrossRef\]](https://doi.org/10.1109/TIE.2013.2279374)
- 9. Lu, X.; Sun, K.; Guerrero, J.M.; Vasquez, J.C.; Huang, L. Double-quadrant state-of-charge-based droop control method for distributed energy storage systems in autonomous DC microgrids. *IEEE Trans. Smart Grid* **2015**, *6*, 147–157. [\[CrossRef\]](https://doi.org/10.1109/TSG.2014.2352342)
- 10. Guan, J.; Vasquez, J.C.; Guerrero, J.M. Coordinated secondary control for balanced discharge rate of energy storage system in islanded AC microgrids. *IEEE Trans. Ind. Appl.* **2016**, *52*, 5019–5028. [\[CrossRef\]](https://doi.org/10.1109/TIA.2016.2598724)
- 11. Hoang, K.D.; Lee, H.H. Accurate power sharing with balanced battery state of charge in distributed DC microgrid. *IEEE Trans. Ind. Electron.* **2019**, *66*, 1883–1893. [\[CrossRef\]](https://doi.org/10.1109/TIE.2018.2838107)
- 12. Tian, Y.; Peng, F.; Zhu, X.; Wang, Y. Frequency dividing coordinated control strategy for hybrid energy storage system of DC micro-grid. *High Volt. Eng.* **2020**, *46*, 2316–2328.
- 13. Morstyn, T.; Savkin, A.; Hredzak, B.; Agelidis, V.G. Multi-agent sliding mode control for state of charge balancing between battery energy storage systems distributed in a DC microgrid. *IEEE Trans. Smart Grid* **2018**, *9*, 4735–4743. [\[CrossRef\]](https://doi.org/10.1109/TSG.2017.2668767)
- 14. Zhang, Q.; Zeng, Y.; Liu, Y. Consensus-based state of charge dynamic equilibrium strategy in isolated DC microgrid with bus voltage regulation. *Sustain. Energy Technol.* **2022**, *54*, 102830. [\[CrossRef\]](https://doi.org/10.1016/j.seta.2022.102830)
- 15. Khorsandi, A.; Ashourloo, M.; Mokhtari, H. A decentralized control method for a low-voltage DC microgrid. *IEEE Trans. Energy Conver.* **2014**, *29*, 793–801. [\[CrossRef\]](https://doi.org/10.1109/TEC.2014.2329236)
- 16. Liu, C.; Zhao, J.; Wang, S.; Qu, K.; Li, F. A line impedance identification based on single pulse injection in DC microgrid. *Trans. China Electrotech. Soc.* **2018**, *33*, 2584–2591.
- 17. Xing, L.; Mishra, Y.; Guo, F.; Lin, P.; Yang, Y.; Ledwich, G.; Tian, Y. Distributed secondary control for current sharing and voltage restoration in DC microgrid. *IEEE Trans. Smart Grid* **2020**, *11*, 2487–2497. [\[CrossRef\]](https://doi.org/10.1109/TSG.2019.2956515)
- 18. Han, Y.; Ning, X.; Li, L.; Yang, P.; Blaabjerg, F. Droop coefficient correction control for power sharing and voltage restoration in hierarchical controlled DC microgrids. *Int. J. Electr. Power Energy Syst.* **2021**, *133*, 107277. [\[CrossRef\]](https://doi.org/10.1016/j.ijepes.2021.107277)
- 19. Mohammed, N.; Callegaro, L.; Ciobotaru, M.; Guerrero, J.M. Accurate power sharing for islanded DC microgrids considering mismatched feeder resistances. *Appl. Energy* **2023**, *340*, 121060. [\[CrossRef\]](https://doi.org/10.1016/j.apenergy.2023.121060)
- 20. Bin Shaheed, M.N.; Sozer, Y. Adaptive line impedance estimation algorithm for DC microgrid systems. In Proceedings of the IEEE Applied Power Electronics Conference and Exposition (APEC), Phoenix, AZ, USA, 14–17 June 2021; pp. 62–67.
- 21. Liu, C.; Zhao, J.; Wang, S.; Lu, W.; Qu, K. Active identification method for line resistance in DC microgrid based on single pulse injection. *IEEE Trans. Power Electron.* **2018**, *33*, 5561–5564. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2017.2784565)
- 22. Chowdhury, S.; Shaheed, M.N.B.; Sozer, Y. State-of-charge balancing control for modular battery system with output DC bus regulation. *IEEE Trans. Transp. Electrif.* **2021**, *7*, 2181–2193. [\[CrossRef\]](https://doi.org/10.1109/TTE.2021.3090735)
- 23. Gu, Y.; Xiang, X.; Li, W.; He, X. Mode-adaptive decentralized control for renewable DC microgrid with enhanced reliability and flexibility. *IEEE Trans. Power Electron.* **2014**, *29*, 5072–5080. [\[CrossRef\]](https://doi.org/10.1109/TPEL.2013.2294204)
- 24. Yang, L.; Luo, D.; Liu, Y.; Chen, S.; Wen, X.; Lai, L. A novel energy control strategy for distributed energy storage system based on virtual current. *Int. J. Electr. Power Energy Syst.* **2024**, *158*, 109979. [\[CrossRef\]](https://doi.org/10.1016/j.ijepes.2024.109979)
- 25. Zhang, Q.; Zeng, Y.; Liu, Y.; Zhuang, X.; Zhang, H.; Hu, W. An improved distributed cooperative control strategy for multiple energy storages parallel in islanded DC microgrid. *IEEE J. Emerg. Sel. Topics Power Electron.* **2022**, *10*, 455–468. [\[CrossRef\]](https://doi.org/10.1109/JESTPE.2021.3072701)

Disclaimer/Publisher's Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.