

Article

A Thermal Impedance Model for IGBT Modules Considering the Nonlinear Thermal Characteristics of Chips and Ceramic Materials

Yingying Wang *, Zuhuo Liang, Bolin Jin and Jindi Pang

School of Mechanical and Electrical Engineering, China University of Mining and Technology, Beijing 100083, China; zuhuolianga@163.com (Z.L.)

* Correspondence: wangyy@cumtb.edu.cn; Tel.: +86-010-6233-1370

Abstract: The traditional method of calculating junction temperature does not consider the dependence of a material's thermal conductivity on temperature, in which the thermal conductivity changes with temperature. However, with an increase in junction temperature, the temperature sensitivity (TS) will have a more significant impact on the actual temperature of chips. This study established an improved IGBT equivalent thermal impedance model that considers the nonlinear characteristics of the TS of chips and ceramic materials. The Fourier series analysis method was used to obtain the heat flux density curve, and then the heat diffusion angles of each layer were solved. Moreover, iterations were performed until the thermal conductivity and temperature of the chip and ceramic layers matched the nonlinear characteristics of the TS. When the power loss was less than 200 W, the maximum error of the junction temperature calculated by the proposed method considering TS was 3%, while the maximum error of the method without considering TS was 9.5%. Compared with the finite element simulation, the proposed method has a faster solving speed and high accuracy. The proposed method only requires the input material parameters, size parameters, and boundary conditions to solve the junction temperature, which has strong practicality and high accuracy.

Keywords: Cauer model; Fourier series; insulated-gate bipolar transistor module; temperature sensitivity; thermal coupling effect



Citation: Wang, Y.; Liang, Z.; Jin, B.; Pang, J. A Thermal Impedance Model for IGBT Modules Considering the Nonlinear Thermal Characteristics of Chips and Ceramic Materials.

Electronics **2024**, *13*, 4465. <https://doi.org/10.3390/electronics13224465>

Academic Editor: Elias Stathatos

Received: 14 October 2024

Revised: 6 November 2024

Accepted: 12 November 2024

Published: 14 November 2024



Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

Insulated-gate bipolar transistor (IGBT) modules play a significant role in modern power electronics technology. They are widely used in various industrial fields, including electric vehicles [1,2], aerospace [3], and wind power generation [4,5]. IGBT devices are widely used in rail transport. However, owing to the high probability of failure, research related to fault diagnosis is more extensive, which is an important reason for conducting device reliability studies [6–8]. However, as the power level and power density of IGBT modules increase, the reliability of IGBT modules is increasingly affected by the device junction temperature [9,10]. It is important to accurately calculate the junction temperature of IGBT modules [11].

The equivalent RC circuit of an IGBT module includes a partial fraction circuit and a continued fraction circuit. The partial fraction circuit, also known as the Foster model, obtains the dynamic thermal impedance curve through simulations or experiments, and the RC thermal characteristic parameters of each order are obtained by exponential fitting. However, the Foster model cannot reflect the temperature distribution inside the device [12], nor can it consider the actual situation where thermal resistance varies owing to internal factors [13]. The continued fraction circuit, also known as the Cauer model, reflects the actual values of thermal resistance and thermal capacitance of the physical layers and can predict the temperature of each layer. Reference [14] improved the accuracy of the Cauer model by subdividing it into layers. References [15,16] established an improved

Cauer model that considered chip solder voids. Reference [17] proposed a method for estimating the thermal network parameters using IGBT module cooling curves to obtain the RC parameters of the Cauer model.

The most important step in solving the Cauer RC network is to obtain the heat diffusion angle. The thermal impedance of each layer can be precisely calculated only when the obtained heat diffusion angle is accurate. References [14,16,18,19] consider the heat diffusion angle as a fixed value to calculate the effective heat conduction area. References [20–22] consider the heat diffusion angle as the arctangent value of the ratio of the thermal conductivity of this layer to that of the next layer. However, the accuracy of the heat diffusion angle obtained using these two methods is insufficient. Reference [23] obtained the heat diffusion angle by obtaining the heat flux density curve using the finite element method (FEM), but this method is time-consuming.

IGBT modules typically have multiple chips, and when power is applied to two or more chips, there may be overlapping areas of heat flux diffusion, resulting in thermal coupling effects. However, the thermal coupling effect is usually not considered in traditional Cauer thermal network models, which can lead to lower junction temperatures. Some scholars have studied the thermal coupling effect. Reference [24] mainly analyzed the thermal coupling effect of the cooling system and believed that the case-to-ambient coupling thermal resistance was the main coupling thermal resistance. However, the coupling thermal resistance was derived from the junction temperature, and an essential formula for calculating the coupling thermal resistance was not provided. Reference [25] used electrical phenomena to obtain a thermal coupling model but had high requirements for the equipment. References [26,27] used the FEM to observe the thermal coupling effect, and reference [28] used the FEM to obtain the transient thermal impedance curve before establishing the thermal coupling effect. They took a long time to obtain the thermal coupling model using the FEM. Reference [29] obtained a thermal coupling model by establishing a discrete thermal network model; however, the extraction process of the Cauer model is complex. Reference [30] established a thermal coupling model that decouples internal thermal coupling from cooling system thermal coupling but does not determine the thermal coupling region.

However, the nonlinear characteristics of the TS of materials are usually ignored in existing Cauer thermal network models, which can result in the Cauer thermal network model not being in line with the actual situation of the IGBT modules, and the accuracy of the thermal network model deviates from the actual situation. As the junction temperature increases, the TS of the materials has a more significant impact on the actual temperature of the chip. References [23,31] considered the temperature-dependent characteristics of the chip and ceramic layers and established a thermal network model. Reference [32] considered the temperature dependence of packaging materials. However, these studies have a slow solving process owing to the use of the finite element method. Reference [33] obtained a transient thermal model using a finite element thermal simulation method with physical parameters varying with temperature; however, this study did not consider the temperature-dependent characteristics of the ceramic layer. Table 1 summarizes the characteristics of existing research.

Considering the existing research strategies and existing problems mentioned above, this article proposes a thermal impedance model for IGBT modules considering the nonlinear characteristics of the TS of materials using the Fourier series analysis method. First, Fourier Transform was used to analyze the heat flux density curve, and the heat diffusion angles were obtained from the heat flux density curve, which can be used to calculate the effective heat conduction area and obtain the thermal impedance of each layer. Then, considering the TS of the ceramic and chip layer materials, the thermal conductivities of the chip and ceramic layers were corrected to obtain the corrected thermal resistance and thermal capacitance of each layer. In addition, the thermal coupling effect was considered. Finally, the accuracy of the thermal impedance model established in this study is verified through a comparative analysis with the results of the FEM.

Table 1. Summary of characteristics of existing research.

	Method	Accuracy	Speed
Heat diffusion angle	Fixed value [14,16,18,19]	low	fast
	The inverse tangent value of the ratio of thermal conductivity [20–22]	low	fast
	Heat flux density curve by the FEM [23]	high	slow
	Proposed method	high	fast
	Reference	Shortcoming	
Thermal coupling effects	[24,30]	thermal coupling region resistance is not provided	
	[25,29]	difficult to implement	
	[26–28]	slow calculation	
	Reference	Accuracy	Speed
Temperature sensitivity	[23,31,32]	high	slow
	[33]	low	slow
	proposed method	high	fast

2. Single-Chip Thermal Impedance Model

2.1. Equivalent Circuit Model of the IGBT Module

The IGBT module consisted of a seven-layer structure [34,35]. The cross-section of a typical IGBT module is shown in Figure 1.




Figure 1. Cross-section of IGBT module.

Assuming that the heat flux generated by the IGBT chip diffuses at a fixed angle in different layers, the area of the heat flux diffusion and the corresponding circuit structure are shown in Figure 2. In this system, k_{chip}, k_i ($i = 1, 2, 3, 4, 5, 6$) represents the thermal conductivity of each layer, c_{chip}, c_i ($i = 1, 2, 3, 4, 5, 6$) represents the specific heat capacity of each layer, t_{chip}, t_i ($i = 1, 2, 3, 4, 5, 6$) represents the thickness of each layer, φ_i represents the heat diffusion angle of each layer, T_{chip}, T_i represents the temperature of the upper surface of each layer vertically from the center of the chip downwards, R_{chip}, R_i represents the thermal resistance of each layer, C_{chip}, C_i represents the thermal capacitance of each layer, T_a represents the temperature of the environment, and Q represents the heat flux, that is, the power loss generated by the IGBT chip. Consider a thin layer with a thickness Δz in the heat flux diffusion area. The length of the j -1th thin layer is represented by l_{j-1} , the width is represented by w_{j-1} , and the effective heat conduction area is represented by A_{j-1} . The length of the j th thin layer is represented by l_j , the width is represented by w_j , and the effective heat conduction area is represented by A_j .

The effective heat conduction area A_j of the j th thin layer is given by

$$\begin{cases} l_j = l_{j-1} + 2\Delta z \tan \varphi_i, w_j = w_{j-1} + 2\Delta z \tan \varphi_i \\ A_j = l_j w_j \\ l_0 = c, w_0 = d \end{cases}, \quad (1)$$

where c is the length of the IGBT chip, d is the width of the IGBT chip, j is the order of the thin layer with a thickness Δz from top to bottom, and i ($i = 1,2,3,4,5,6$) is the order of different material layers from the chip solder layer to the baseplate.




Figure 2. Heat flux diffusion area and corresponding circuit structure.

The thermal resistance ΔR_j of the j th thin layer is calculated by [36]

$$\Delta R_j = \frac{\Delta z}{k_i A_j}. \quad (2)$$

The thermal capacitance ΔC_j of the j th thin layer is calculated by [36]

$$\Delta C_j = c_i \rho_i A_j \Delta z, \quad (3)$$

where ρ_i is the material density of each layer.

The convective heat transfer resistance is

$$R_{conv} = \frac{1}{h A_s}, \quad (4)$$

where h is the convective heat transfer coefficient and A_s is the effective convective heat transfer area; h can first be calculated theoretically using empirical formulas, then verified through simulation, and finally calibrated through steady-state experiments.

The steady-state junction temperature T_{chip} of the chip is calculated by [37]

$$T_{chip} = (R_{chip} + R_1 + R_2 + R_3 + R_4 + R_5 + R_6 + R_{conv})Q + T_a. \quad (5)$$

The transient junction temperature $T_{chip}(t)$ of the chip is calculated by

$$T_{chip}(t) = L^{-1}\left(\frac{1}{s}Z_{th}(s)Q\right) + T_a, \tag{6}$$

where L^{-1} is the Inverse Laplace Transform of L , and $Z_{th}(s)$ is the total thermal impedance of the Cauer model.

2.2. Solving the Heat Diffusion Angle of Each Layer in the IGBT Module

The heat generated by the IGBT chips does not transfer vertically downwards but undergoes lateral diffusion [38]. The lateral diffusion of heat leads to a smaller vertical heat flux density component q_z . Because the heat remains constant, the increased effective heat conduction area generates a heat diffusion angle. Therefore, the change in the heat flux density generates the heat diffusion angle, and there is a relationship between the heat flux density and heat diffusion angle. Heat diffusion angles can be obtained from the heat flux density curve.

The effective heat conduction area A_j of the j th thin layer is calculated by [31]

$$A_j = \frac{Q}{q_z(z)}, \tag{7}$$

where $q_z(z)$ is the magnitude of the component of the heat flux vector in the z -axis. The effective heat conduction area can be approximately circular [23], and a schematic diagram of a thin layer with a thickness Δz is shown in Figure 3; $r_{j,1}$ represents the radius of the upper surface of the thin layer, and $r_{j,2}$ represents the radius of the lower surface of the thin layer. The tangent value of the heat diffusion angle of the j th thin layer can be calculated by

$$\tan \varphi_j = \frac{r_{j,2} - r_{j,1}}{\Delta z}. \tag{8}$$




Figure 3. Schematic diagram of the j th thin layer.

Let $r(z)$ be the curve of the effective heat conduction radius. According to Equation (8), the tangent of the heat diffusion angle is the slope of $r(z)$, which is given by

$$r(z) = \sqrt{A(z)/\pi}. \tag{9}$$

The heat flux density component $q_z(z)$ and effective heat conduction radius $r(z)$ from the center of the upper surface of the chip solder layer vertically downwards to the bottom surface of the baseplate are shown in Figure 4. By linearly fitting the $r(z)$ curves corresponding to each layer separately, that is, $r = a_1z + a_0$, the tangent value of the heat diffusion angle of each layer is a_1 .




Figure 4. (a) The heat flux density component and (b) effective heat conduction radius from the center of the upper surface of the chip solder layer vertically downwards to the bottom surface of baseplate.

2.3. Temperature-Sensitive Properties of Materials

The TS of each layer of material is shown in Figure 5. The thermal conductivity of *Cu* changes very little with temperature, indicating the low sensitivity of the thermal conductivity of copper to temperature. The thermal conductivities of *Si* and Al_2O_3 vary greatly with temperature, and the rate of change in thermal conductivity at 300 °C relative to that at 25 °C can even exceed 50%. The thermal conductivities of *Si* and Al_2O_3 are highly sensitive to temperature. As the junction temperature increased, the difference between the temperature of each layer material and the set temperature increased. The difference between the thermal conductivity and initial set thermal conductivity increased. The TS of the material has a more significant impact on the actual junction temperature. Therefore, it is necessary to consider the TS of materials with a high TS to make the calculated junction temperature more accurate. This study considered the TS of the ceramic and chip layers.




Figure 5. The temperature sensitivity characteristics of material.

Although the datasheet of the devices does not provide material-related parameters, it does provide information about what the material of each layer is. After knowing what the material of each layer is, we can obtain the material-related parameters by searching

the books and literature. The fitting formula for the relationship between the thermal conductivity and temperature of Si and Al₂O₃ is described as [23]

$$\begin{cases} k = 438056(T + 273.15)^{-1.4}, \text{ Si} \\ k = 40250(T + 273.15)^{-1.264}, \text{ Al}_2\text{O}_3 \end{cases} \quad (10)$$

The fitting formula for the relationship between the specific heat capacity and the temperature of Si and Al₂O₃ is described as [23]

$$\begin{cases} c = 6 * 10^{-6} * T^3 - 0.0044 * T^2 + 1.3946 * T + 673.43, \text{ Si} \\ c = 4 * 10^{-6} * T^3 - 0.0049 * T^2 + 2.4163 * T + 693.29, \text{ Al}_2\text{O}_3 \end{cases} \quad (11)$$

When considering the TS of chips and ceramic materials, it is necessary to adjust the thermal conductivity and the thermal resistance of the ceramic and chip layers. The center-point temperature of the chip layer can be selected to represent the temperature of the chip layer, and the center-point temperature of the ceramic layer can be selected to represent the temperature of the ceramic material. When k_{chip} and k_3 satisfy Equation (10) with the temperature at the center points of the chip and ceramic layers, respectively, k_{chip} and k_3 are the corrected thermal conductivities that consider the TS of the chip and ceramic.

2.4. Solving Heat Flux Density Using Fourier Series Analysis Method

Figure 6 shows the structure of the multilayer IGBT modules. The heat flux generated by the chip layer, which is not shown in the figure, is used as the boundary condition. In the figure, c is the length of the chip on the x -axis, d is the length of the chip on the y -axis, and a and b are the lengths of the chip solder layer to the baseplate along the x - and y -axes, respectively. $(X_c, Y_c, 0)$ is the coordinate of the center of the lower surface of the chip, and T_f is the temperature of the cooling fluid.




Figure 6. The structure of the multi-layer IGBT module.

The three-dimensional steady-state heat conduction differential equation is the Laplace Equation [39]:

$$\frac{\partial^2 \theta_i}{\partial x^2} + \frac{\partial^2 \theta_i}{\partial y^2} + \frac{\partial^2 \theta_i}{\partial z^2} = 0, \quad (12)$$

where θ_i is the temperature rise of the i -th layer relative to the cooling fluid and $\theta_i = T_i - T_f$. The method of separating variables can be used to solve Equation (12) [40–42], and the general solution is

$$\begin{aligned} \theta_i(x, y, z) = & A_{i0} + B_{i0}z \\ & + \sum_{m=1}^{\infty} \cos(\lambda_m x) [A_{im} \cosh(\lambda_m z) + B_{im} \sinh(\lambda_m z)] \\ & + \sum_{n=1}^{\infty} \cos(\delta_n y) [A_{in} \cosh(\delta_n z) + B_{in} \sinh(\delta_n z)] \\ & + \sum_{m=1}^{\infty} \sum_{n=1}^{\infty} \cos(\lambda_m x) \cos(\delta_n y) [A_{imn} \cosh(\beta_{mn} z) + B_{imn} \sinh(\beta_{mn} z)], \end{aligned} \tag{13}$$

where λ_m and δ_n are the eigenvalues of the Fourier expansion in the x and y directions, respectively, β_{mn} is the eigenvalue of the cross-coupled Fourier expansion; $\lambda_m = m\pi/a$, $\delta_n = n\pi/b$; and $\beta_{mn} = \sqrt{\lambda_m^2 + \delta_n^2}$. A_{i0} and B_{i0} are the zero-order Fourier coefficients; A_{im} and B_{im} are the m th Fourier coefficients that represent the temperature change in the x -direction under constant z ; A_{in} and B_{in} are the n th Fourier coefficients that represent the temperature change in the y -direction under constant z ; and A_{imn}, B_{imn} is the Fourier cross-coupling coefficient. The heat flux density of each layer can be obtained by

$$\begin{aligned} q_{zi}(x, y, z) = & -k_i \frac{d\theta_i(x, y, z)}{dz} = -k_i (B_{i0} + \sum_{m=1}^{\infty} \lambda_m \cos(\lambda_m x) [A_{im} \sinh(\lambda_m z) + B_{im} \cosh(\lambda_m z)] \\ & + \sum_{n=1}^{\infty} \delta_n \cos(\delta_n y) [A_{in} \sinh(\delta_n z) + B_{in} \cosh(\delta_n z)] \\ & + \sum_{m=1}^{\infty} \sum_{n=1}^{\infty} \beta_{mn} \cos(\lambda_m x) \cos(\delta_n y) [A_{imn} \sinh(\beta_{mn} z) + B_{imn} \cosh(\beta_{mn} z)]). \end{aligned} \tag{14}$$

Assuming that the heat generated by the chip is uniformly applied to the lower surface of the chip and that the heat flux density is applied as a boundary condition to the upper surface of the chip solder, the four sides of the entire module and the upper surface of the chip solder layer that is not in contact with the chip are insulated, and the bottom surface of the baseplate is subjected to convective boundary conditions. When the contact between the layers is perfect, the heat flux density and temperature between the layers are continuous. Therefore, the boundary conditions for the IGBT modules can be written as [40]

$$\begin{cases} \frac{\partial \theta_1}{\partial z} \Big|_{z=0, \text{contact area}} = -\frac{Q}{k_1 cd}, \frac{\partial \theta_1}{\partial z} \Big|_{z=0, \text{not contact area}} = 0 \\ k_i \frac{\partial \theta_i}{\partial z} \Big|_{z=z_i} = k_{i+1} \frac{\partial \theta_{i+1}}{\partial z} \Big|_{z=z_i}, \theta_i(x, y, z_i) = \theta_{i+1}(x, y, z_i) \\ k_6 \frac{\partial \theta_6}{\partial z} \Big|_{z=z_6} = -h\theta_6 \Big|_{z=z_6} \end{cases} \tag{15}$$

where $z_i = \sum_{g=1}^i t_g$.

Based on the boundary conditions on the upper surface of the first layer, it can be concluded that [40]

$$\begin{cases} B_{1m} = \frac{-4Q \cos(\lambda_m X_c) \sin(\lambda_m c/2)}{abck_1 \lambda_m^2} \\ B_{1n} = \frac{-4Q \cos(\delta_n Y_c) \sin(\delta_n d/2)}{abd k_1 \delta_n^2} \\ B_{1mn} = \frac{-16Q \cos(\lambda_m X_c) \sin(\lambda_m c/2) \cos(\delta_n Y_c) \sin(\delta_n d/2)}{abcd k_1 \lambda_m \delta_n \beta_{mn}} \\ B_{10} = \frac{-Q}{k_1 ab} \end{cases} \tag{16}$$

Based on the bottom boundary conditions of the module, it can be concluded that [40]

$$B_{6p}(\xi) = -\sigma_6(\xi) A_{6p} \tag{17}$$

where ζ can be replaced by $\lambda_m, \delta_n, \beta_{mn}$, respectively, and the subscripts p of the corresponding variables are m, n , and mn , respectively. Then, σ_6 is given by [40]

$$\sigma_6 = \frac{\zeta \sinh(\zeta z_6) + h/k_6 \cosh(\zeta z_6)}{\zeta \cosh(\zeta z_6) + h/k_6 \sinh(\zeta z_6)} \tag{18}$$

Based on the boundary conditions between each layer, it can be concluded that [40]

$$\sigma_i = \frac{-B_{ip}}{A_{ip}} = \frac{\sigma_{i+1}\phi_i - \psi_i}{\sigma_{i+1}\psi_i - \rho_i} \tag{19}$$

where

$$\begin{cases} \phi_i = \cosh^2(\zeta \sum_{j=1}^i t_j) - k_i/k_{i+1} \sinh^2(\zeta \sum_{j=1}^i t_j) \\ \psi_i = \sinh(\zeta \sum_{j=1}^i t_j) \cosh(\zeta \sum_{j=1}^i t_j) (1 - k_i/k_{i+1}) \\ \rho_i = \sinh^2(\zeta \sum_{j=1}^i t_j) - k_i/k_{i+1} \cosh^2(\zeta \sum_{j=1}^i t_j) \end{cases}$$

Once $\sigma_6(\zeta)$ is calculated, further calculations can be performed to obtain $\sigma_5(\zeta), \sigma_4(\zeta), \sigma_3(\zeta), \sigma_2(\zeta)$, and $\sigma_1(\zeta)$. By combining Equations (16) and (19), A_{1m}, A_{1n} , and A_{1mn} can be obtained. And $A_{ip}, B_{ip} (i = 2, 3, 4, 5, 6)$ can be sequentially calculated from [40]

$$\begin{cases} A_{(i+1)p} = A_{ip}\phi_i + B_{ip}\psi_i \\ B_{(i+1)p} = -(A_{ip}\psi_i + B_{ip}\rho_i) \end{cases} \tag{20}$$

The zero-order Fourier coefficients can be calculated by [40]

$$\begin{cases} B_{i0} = -\frac{Q}{k_i ab} \\ A_{60} = \frac{Q}{ab} \left(\frac{1}{h} + \frac{z_6}{k_6} \right) \\ A_{i0} = \frac{Q}{ab} \left(\frac{1}{h} + \sum_{j=i+1}^6 \frac{t_j}{k_j} + \frac{z_i}{k_i} \right), i = 1, 2, 3, 4, 5 \end{cases} \tag{21}$$

3. Thermal Resistance Model Considering Multi-Chip Thermal Coupling

3.1. Improved Calculation Method of Coupling Thermal Resistance

Thermal coupling effects must be considered in IGBT modules with multiple chips. When heat is generated by multiple chips, there may be overlapping areas of heat diffusion among the chips, resulting in thermal coupling effects (TCEs). The effective heat conduction area is equivalent to a circle to facilitate the calculation. Figure 7 shows the thermal coupling region. The overlapping region is the thermal coupling region, and the corresponding thermal resistance is the thermal coupling resistance. The thermal coupling resistance increases the total thermal resistance, thereby increasing the junction temperature. D_{pq} is the distance between the center of chip p and the center of chip q .

Figure 8 shows the thermal coupling x - y plane cross-section of the j th thin layer: r_p represents the effective heat conduction radius of chip p in the j th thin layer, and r_q represents the effective heat conduction radius of chip q in the j th thin layer.

The cosine theorem can be used to obtain the angles, and α_p and α_q are given by

$$\begin{cases} \alpha_p = \cos^{-1} \left(\frac{r_p^2(z) + D_{pq}^2 - r_q^2(z)}{2r_p(z)D_{pq}} \right) \\ \alpha_q = \cos^{-1} \left(\frac{r_q^2(z) + D_{pq}^2 - r_p^2(z)}{2r_q(z)D_{pq}} \right) \end{cases} \tag{22}$$

The thermal coupling area can be calculated by

$$\begin{aligned}
 A_{pq,j} &= (\widehat{A}_{O_p AB} - A_{O_p AB}) + (\widehat{A}_{O_q AB} - A_{O_q AB}) \\
 &= \left[\frac{2\alpha_p}{2\pi} \pi r_p^2(z) - \frac{1}{2} r_p^2(z) \sin(2\alpha_p) \right] \\
 &\quad + \left[\frac{2\alpha_q}{2\pi} \pi r_q^2(z) - \frac{1}{2} r_q^2(z) \sin(2\alpha_q) \right].
 \end{aligned}
 \tag{23}$$

The effective heat conduction area of the *j*th thin layer can be obtained using Equation (7), and the effective heat conduction radius curve can be obtained using Equation (9). When the distance between two chips is too large and satisfies $(r_p(z_6) + r_q(z_6)) \leq D_{pq}$, there is no heat diffusion overlap, and no TCE occurs. When the distance between the two chips is relatively close and satisfies $(r_p(z_6) + r_q(z_6)) > D_{pq}$, a heat flux diffusion overlap area will occur, resulting in TCEs.




Figure 7. The thermal coupling region of multiple chips.




Figure 8. *j*th thin layer thermal coupling x-y plane section.

As shown in Figure 8, the starting layer of the thermal coupling region is the layer where the sum of the effective heat conduction radius of chip *p* and the effective heat conduction radius of chip *q* is equal to the distance between the center points of the two chips, that is, when $r_{p,j-1} + r_{q,j-1} \leq D_{pq}$, $r_{p,j} + r_{q,j} > D_{pq}$ is satisfied, and the *j*th thin layer is the starting layer of the thermal coupling region.

Compared with the methods in [43], the proposed method can directly obtain the effective heat conduction radius of the two chips from the heat flux density curve. The starting position of the thermal coupling region can be determined based on the relationship between the effective heat conduction radius of the two chips and the distance between them. Compared to reference [43], the proposed method has a simpler and clearer calculation process.

The coupling thermal resistance of chip q to chip p includes the coupling heat conduction resistance and coupling convective heat transfer resistance. The coupling heat conduction resistance of chip q to chip p in the jth thin layer can be calculated by [43]

$$\Delta R_{pq,j} = \frac{A_{pq,j}}{A_{q,j}} \Delta R_q, \quad (24)$$

where $A_{pq,j}$ represents the thermal coupling area of the jth thin layer, $A_{q,j}$ represents the effective heat conduction area of the jth thin layer of chip q, and ΔR_q represents the thermal resistance of the jth thin layer of chip q.

The coupling convective heat transfer resistance of chip q to chip p is given by

$$R_{pq_conv} = \frac{A_{pq}(z_6)}{A_q(z_6)} R_{q_conv}, \quad (25)$$

where $A_{pq}(z_6)$ represents the coupled convective heat transfer area of chip q to chip p, $A_q(z_6)$ represents the effective convective heat transfer area of chip q, and ΔR_{q_conv} represents the convective heat transfer resistance of chip q.

3.2. Program Implementation Steps for Calculating Multi-Chip Junction Temperature

The improved calculation process for the junction temperature considering the thermal characteristics of the chips and ceramic materials is described as follows:

Step 1: The boundary conditions, material parameters, and size parameters of the IGBT module are entered.

Step 2: The Fourier coefficients are solved using Equations (16)–(21), and the path perpendicular to the center of the chip downwards is taken. The heat flux density curve $q_z(z)$ from the upper surface of the chip solder layer to the bottom of the baseplate is obtained using Equation (14).

Step 3: The effective heat conduction area curve $A(z)$ from the upper surface of the chip solder layer to the bottom of the baseplate is calculated using Equation (7), and the effective heat conduction radius curve $r(z)$ is calculated using Equation (9). Linear fitting is used to obtain the tangent values of the heat diffusion angle from the chip solder layer to the baseplate.

Step 4: The thermal resistance $R_i (i = 1, 2, 3, 4, 5, 6)$ and thermal capacitance $C_i (i = 1, 2, 3, 4, 5, 6)$ of each layer are derived using Equations (1)–(3). Assuming that the effective heat conduction area of the chip layer is the size area of the chip, the thermal resistance R_{chip} and thermal capacitance C_{chip} of the chip layer are obtained from Equations (2) and (3), respectively, and the convective heat transfer resistance R_{conv} is obtained from Equation (4).

Step 5: Given the initial thermal conductivities of the chip and ceramic, the temperatures T_{chip_con} and T_{3_con} corresponding to k_{chip} and k_3 are calculated with Equation (10). T_{chip_ct} and T_{3_ct} are the temperatures at the center of the chip and ceramic layers, respectively. $|T_{chip_con} - T_{chip_ct}|$, $|T_{3_con} - T_{3_ct}|$ are calculated, and when the error does not meet the requirements, new values are assigned to k_{chip} and k_3 .

Step 6: Steps 2, 3, 4, and 5 are repeated until $|T_{chip_con} - T_{chip_ct}| < \varepsilon_1$ & $|T_{3_con} - T_{3_ct}| < \varepsilon_2$, and then the iteration stops. At this point, the obtained k_{chip} and k_3 are matched with the corresponding material temperature, and a thermal impedance model considering the TS of the material is obtained.

Step 7: The starting layer of the thermal coupling region is determined, the thermal coupling area is obtained from Equation (23), the thermal coupling resistance is obtained from Equations (24) and (25), and the junction temperature is obtained considering TCEs.

A program flowchart for calculating the multichip junction temperature is shown in Figure 9.




Figure 9. The program flowchart for calculating multi-chip junction temperature.

4. Simulation Verification

To validate the proposed method, the SKM50GB12T4 IGBT module was selected, and its ANSYS16.0 simulation model was built for steady-state and transient thermal simulations. Figure 10 shows the simulation model of the constructed single chip. Unlike the actual IGBT module model, the upper copper layer in Figure 10 does not have a pattern, and the area of the solder layer is larger than that of the chip. Although the simulation model of the IGBT module has been simplified, it is known from reference [40] that the simplified structure matches the junction temperature obtained from the actual structure very well. The parameters of each layer of the IGBT module, including the size of the IGBT module, thickness, specific heat capacity, thermal conductivity, and position of the chip, are listed in Table 2.




Figure 10. The simulation model of the single chip.

The results obtained from simulation can be used to calculate the heat conduction resistance R_{sim} and convective heat transfer resistance R_{conv_sim} :

$$\begin{cases} R_{sim} = \frac{T_{chip_sim} - T_a}{Q} \\ R_{conv_sim} = \frac{T_c - T_a}{Q} \end{cases} \quad (26)$$

where T_{chip_sim} is the junction temperature obtained through the simulation and T_c is the case temperature.

Table 2. IGBT module parameters.

Parameter	Value	Parameter	Value
a	30.3 mm	c_2, c_4, c_6	384 J/(kg·°C)
b	28 mm	c_3	(11) J/(kg·°C)
c	7.2 mm	k_{chip}	(10) W/(m·°C)
d	6.75 mm	k_1, k_5	54 W/(m·°C)
t_{chip}	0.15 mm	k_2, k_4, k_6	390 W/(m·°C)
t_1	0.1 mm	k_3	(10) W/(m·°C)
t_2, t_4	0.3 mm	X_c	11.25 mm
t_3	0.38 mm	Y_c	14.485 mm
t_5	0.12 mm	X_{c2}	25 mm
t_6	2.8 mm	Y_{c2}	22 mm
c_{chip}	(11) J/(kg·°C)	T_a	25 °C
c_1, c_5	230 J/(kg·°C)		

Figure 11 shows the thermal resistance of the chip and ceramic layers, and the tangent of the heat diffusion angle of the ceramic layer is obtained by the FEM considering the TS, the proposed method considering the TS, and the method without considering the TS at different power losses. Because device suppliers typically do not provide information on active and passive areas, it can be assumed that the heat is evenly distributed within the chip and is transferred vertically downwards with a heat diffusion angle of 0°. The influence of temperature on the tangent value of the heat diffusion angle of the chip layer is not shown.

As shown in Figure 11, when the value of power loss is low, the results obtained by the three methods are relatively close. However, as the power loss increases, the difference between the results obtained by the method without considering TS and the FEM becomes increasingly significant. In contrast, the result obtained by the proposed method is still very close to that of the FEM, and their error is very small. This indicates that as the power loss increases, the TS of the material has an increasingly significant impact on the heat diffusion angle of the ceramic layer and the thermal resistance of the chip and ceramic layers. This is because as the material temperature increases, the values of thermal conductivity of the ceramic and chip layers deviate more from those at the predetermined temperature. The decrease in the thermal conductivity results in an increase in the thermal resistance and a decrease in the tangent value of the heat diffusion angle.

Under different boundary conditions of power loss, the junction temperatures obtained by the FEM considering the TS, the proposed method considering the TS, and the method without considering the TS are shown in Figure 12. This shows that as the power loss increases, the error of the method without considering TS compared to the FEM considering TS increases, even exceeding 9% when the power loss is 200 W. When the power loss is less than 200 W, the maximum error of the method proposed in this study does not exceed 4%, which is more than 5% lower than that of the method that does not consider the TS.

This indicates that considering the TS can significantly improve the accuracy of the junction temperature. The results obtained using the proposed method are extremely close to those obtained using the FEM, which verifies that the proposed method is effective and accurate.

The proposed method calculates a lower junction temperature than the FEM because using the midpoint temperature of the ceramic layer and chip layer to represent the temperature of the entire layer is not sufficiently accurate, resulting in a higher thermal conductivity, a larger heat diffusion angle, and a lower thermal resistance. This leads to a lower junction temperature.

To increase the accuracy of the calculated junction temperature, the chip and ceramic layers can be refined into multiple thin layers. The temperature of each thin layer and the thermal conductivity of each thin layer can be determined iteratively. At this point, the temperature and thermal conductivity of each point in the chip and ceramic layers match

the fitting equation very well. Although this method can improve accuracy, it introduces an iterative calculation process to determine the thermal conductivity of each thin layer, which significantly reduces the calculation speed. Owing to the poor linearity of the effective heat conduction radius curve of the baseplate, the baseplate can be divided into multiple layers, and linear fitting can be performed on each layer separately. This will result in a more accurate heat diffusion angle of the baseplate, thereby improving the accuracy of the thermal impedance model.




Figure 11. (a) Thermal resistance of ceramic layer, (b) thermal resistance of chip layer, and (c) tangent of the heat diffusion angle of the ceramic layer under different methods and power losses.

When the power loss is 120 W, under different boundary conditions of convective heat transfer, the junction temperatures derived from the FEM considering TS, the proposed method considering TS, and the method without considering TS are shown in Figure 13. Under different convective heat transfer conditions, the junction temperature obtained by the proposed method considering TS is very close to that obtained by the FEM, whereas the junction temperature obtained by the method without considering TS is significantly different from that obtained by the FEM. This verifies that the proposed method is effective under different boundary conditions of convective heat transfer.




Figure 12. Junction temperature under different methods and power losses.




Figure 13. Junction temperature under different methods and convective heat transfer.

Figure 14 shows the transient junction temperatures obtained by the FEM considering the TS, the proposed method considering the TS, and the method without considering the TS when the power loss is 120 W. Compared with the FEM, the proposed method obtains a faster increase in the junction temperature. Although the junction temperature rise process is somewhat different, the final steady-state junction temperature obtained is almost the same. Because there are no spikes during the process of junction temperature rise, the difference in the temperature rise of each junction has little effect on the reliability analysis of the chip. However, the steady-state junction temperature obtained by the method without considering TS differs significantly from that derived using the FEM.

By increasing the values of the thermal capacitance of each layer obtained using the proposed method, the transient junction temperatures compared with the FEM were obtained when the values of the thermal capacitance of each layer obtained using the proposed method were increased by 10%, 30%, and 50%, as shown in Figure 15. The larger the proportion of increase in the value of thermal capacitance, the slower the rate of junction temperature rise, and the closer the junction temperature curve obtained by the proposed method is to that obtained by the FEM. This indicates that the thermal capacitance of each layer is a key factor that affects the rate of increase of the junction temperature. The

larger the value of the thermal capacitance in each layer, the slower the rise in the junction temperature and the longer it takes to reach a steady state.




Figure 14. Transient junction temperature under different methods.




Figure 15. Transient junction temperatures when the values of the thermal capacitance of each layer obtained by the proposed method were increased by 10%, 30%, and 50%.

Using the same computer, the CPU model is Intel (R) Xeon (R) Gold6426Y, which is a 32-core processor with 64 GB of running memory. The number of nodes in the FEM is 140,000, and the solution time is as long as 7.5 min. However, the solution time of the proposed method is 51 s, which reduces the solution time by 88.7% and significantly accelerates the solution speed.

When the power loss is applied to chip p, Equation (26) can be used to obtain the heat conduction resistance R_{p_sim} and convective heat transfer resistance $R_{p_conv_sim}$ of chip p. When power loss is applied to chips p and q, Equation (26) can be used to obtain the heat conduction resistance R_{p_sim2} and convective heat transfer resistance $R_{p_conv_sim2}$ of chip p. The coupling heat conduction resistance R_{pq_sim} and coupling convective heat transfer resistance $R_{pq_conv_sim}$ of chip q to chip p through simulation are given by

$$\begin{cases} R_{pq_sim} = R_{p_sim2} - R_{p_sim} \\ R_{pq_conv_sim} = R_{p_conv_sim2} - R_{p_conv_sim} \end{cases} \quad (27)$$

Based on considering the TS of a single chip and considering the TCE between chips, Figure 16 shows the multi-chip thermal simulation model. The power loss of both chips was 120 W, and Table 2 lists the coordinates of the two chips. It can be seen from Figure 16 that the junction temperature of one of the chips was 139.51 °C.




Figure 16. The multi-chip thermal simulation model.

Table 3 shows the junction temperatures obtained using the different methods. It shows that based on considering the TS mentioned above, considering the TS and TCEs between chips can reduce the error by 12.6%. Considering the TCEs can greatly enhance accuracy. The error of the proposed method considering the TS and TCEs is only 7.73%, which verifies that the proposed method is highly accurate. The starting layer of the thermal coupling region was located in the baseplate in this simulation. The coupling heat conduction resistance calculated using the proposed method was 0.00083 (K/W), and the coupling convective heat transfer resistance was 0.146 (K/W). This indicates that the coupling convective heat transfer resistance contributes significantly to the junction temperature, whereas the contribution of the coupling heat conduction resistance to the junction temperature can be ignored. The reason for the lower junction temperature calculated using the proposed method may be the simplification of the shape of the effective heat conduction area. Actually, the shape of the effective heat conduction area is similar to a rectangle, with curvature at all four corners. This study simplified the shape of the effective heat conduction area into a circle to facilitate the calculation. This leads to a smaller calculated coupled heat conduction area, resulting in a lower calculated coupled thermal resistance.

Table 3. Junction temperatures obtained by different methods.

Method	Junction Temperature (°C)	Error (%)
FEM	139.51	0
Proposed method considering TS	111.15	20.33
Proposed method considering TS and TCE	128.72	7.73

5. Conclusions

This study proposes a thermal impedance model that considers the nonlinear thermal characteristics of the TS of chips and ceramic materials. Using the Fourier series method to analyze the heat flux density, the effective heat conduction radius curve was obtained, and then the heat diffusion angle was obtained through linear fitting. Considering the nonlinear thermal characteristics of the material, the modified values of the thermal resistance and thermal capacitance were obtained, thus obtaining a single-chip thermal impedance model that considers the nonlinear thermal characteristics of the material. On this basis, a thermal resistance model for multiple chips was obtained considering the TCEs of multiple chips.

To verify the reliability of the method proposed in this study, a finite element model was constructed and simulated. Through simulation verification, the following can be taken to be the conclusions of this study:

1. When the power loss was less than 200 W, compared with the FEM, the maximum errors in the thermal resistance of the ceramic layer, the thermal resistance of the chip layer, and the tangent of the heat diffusion angle of the ceramic layer obtained by the method proposed in this study were 6.73%, 1%, and 5.5%, respectively. However, compared with the FEM, the maximum errors in the thermal resistance of the ceramic layer, thermal resistance of the chip layer, and tangent of the heat diffusion angle of the ceramic layer obtained by the method without considering the TS of the material were 30%, 25.1%, and 17.34%, respectively. After considering the TS of the ceramic and chip materials, the accuracy of the thermal resistance of the ceramic and chip layers and the accuracy of the tangent value of the ceramic layer heat diffusion angle were greatly improved.
2. When the power loss is less than 200 W, the error of the method without considering TS compared to the FEM considering TS increases, even exceeding 9% when the power loss is 200 W. When the power loss is less than 200 W, the maximum error of the method proposed in this study does not exceed 4%, which is more than 5% lower than that of the method that does not consider the TS. This indicates that the nonlinear thermal characteristics of the chip and ceramic materials can affect the heat diffusion angle and thermal resistance of the chip and ceramic layers, thereby affecting the junction temperature. Considering the TS of the materials can significantly improve the accuracy of the junction temperature.
3. Compared to the FEM, the junction temperature obtained by the proposed method increased faster. Although there are some differences in the process of junction temperature rise, the final steady-state junction temperature obtained is almost the same. The rise in junction temperature becomes slower by increasing the thermal capacitance of each layer, indicating that thermal capacitance affects the speed of the junction temperature rise.
4. Based on considering the TS mentioned above, considering the TS and TCEs between chips can reduce the error by 12.6%, and the error of the proposed method considering TS and TCEs is only 7.73%. This indicates that the TCEs between chips will greatly increase the junction temperature of the chips, and considering the TCEs can greatly improve the accuracy.
5. Compared to the FEM, the solution time of the proposed method was reduced by 88.7%. In addition, the FEM has a complex modeling process, whereas the proposed method requires only the input of the size, material, and boundary parameters of the IGBT modules.

Compared to [23,31], the proposed method has a similar accuracy but a much faster solving speed. Compared to reference [33], the proposed method not only has a higher accuracy but also has a much faster solving speed. Compared to references [25,29], the proposed method not only has high accuracy but is also easier to implement.

Overall, the method proposed in this article not only has high computational accuracy but also has a fast solving speed and simple implementation process, making it highly practical.

A future research agenda is to conduct experimental verification, which can better validate the method proposed in this study.

Author Contributions: Conceptualization, Y.W. and Z.L.; methodology, Y.W. and Z.L.; software, Z.L.; validation, Y.W. and Z.L.; formal analysis, B.J. and J.P.; investigation, Z.L. and J.P.; resources, Y.W. and B.J.; data curation, Y.W. and Z.L.; writing—original draft preparation, Z.L.; writing—review and editing, Y.W. and Z.L.; visualization, Y.W.; supervision, Y.W. and Z.L.; project administration, Y.W.; funding acquisition, Y.W. All authors have read and agreed to the published version of the manuscript.

Funding: This research was funded by “the National Natural Science Foundation of China” (52304275), “the Fundamental Research Funds for the Central Universities” (2024ZKPYJD07), and “Beijing Natural Science Foundation (3232051)”.

Data Availability Statement: Data are contained within the article.

Conflicts of Interest: The authors declare no conflicts of interest.

References

1. Chai, X.; Ning, P.; Cao, H.; Zheng, D.; Li, H.; Huang, Y.; Kang, Y. Online Junction Temperature Measurement of Double-sided Cooling IGBT Power Module through On-state Voltage with High Current. *Chin. J. Electr. Eng.* **2022**, *8*, 104–112. [[CrossRef](#)]
2. Li, C.; Sun, X.; Zha, M.; Yang, C.; Wang, W.; Su, J. IGBT Thermal Model-Based Predictive Energy Management Strategy for Plug-In Hybrid Electric Vehicles Using Game Theory. *IEEE Trans. Transp. Electr.* **2023**, *9*, 3268–3281. [[CrossRef](#)]
3. Shahsavarian, T.; Zhang, D.; McGinnis, P.; Walker, S.; Zhang, Z.; Cao, Y. Altitude Readiness of High-Voltage IGBTs Subjected to the Partial Discharge at Harsh Environmental Conditions for Hybrid Electric Aircraft Propulsion. *IEEE Trans. Power Electron.* **2022**, *37*, 3733–3736. [[CrossRef](#)]
4. Li, H.; Hu, Y.; Liu, S.; Li, Y.; Liao, X.; Liu, Z. An Improved Thermal Network Model of the IGBT Module for Wind Power Converters Considering the Effects of Base-Plate Solder Fatigue. *IEEE Trans. Device Mater. Reliab.* **2016**, *16*, 570–575. [[CrossRef](#)]
5. Zhang, J.; Du, X.; Qian, C.; Du, R.; Hu, X.; Tai, H.-M. Thermal Management of IGBT Module in the Wind Power Converter Based on the ROI. *IEEE Trans. Ind. Electron.* **2022**, *69*, 8513–8523. [[CrossRef](#)]
6. Zwicker, R.M. Generation of Multiple Isolated Bias Rails for IGBT Inverters using Flyback/SEPIC/Cuk Combination. In *PCIM Europe 2014; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management: Nuremberg, Germany, 2014*; pp. 1–8.
7. Xie, D.; Lin, C.; Deng, Q.; Lin, H.; Cai, C.; Basler, T. Simple Vector Calculation and Constraint-Based Fault-Tolerant Control for a Single-Phase CHBMC. *IEEE Trans. Power Electron.* **2024**, 1–14. [[CrossRef](#)]
8. Li, K.; Cheng, S.; Yu, T.; Wu, X.; Xiang, C.; Bilal, A. An On-Line Multiple Open-Circuit Fault Diagnostic Technique for Railway Vehicle Air-Conditioning Inverters. *IEEE Trans. Veh. Technol.* **2020**, *69*, 7026–7039. [[CrossRef](#)]
9. Yang, S.; Bryant, A.; Mawby, P.; Xiang, D.; Ran, L.; Tavner, P. An Industry-Based Survey of Reliability in Power Electronic Converters. *IEEE Trans. Ind. Appl.* **2011**, *47*, 1441–1451. [[CrossRef](#)]
10. Hu, Z.; Du, M.; Wei, K. Online Calculation of the Increase in Thermal Resistance Caused by Solder Fatigue for IGBT Modules. *IEEE Trans. Device Mater. Reliab.* **2017**, *17*, 785–794. [[CrossRef](#)]
11. Alavi, O.; Abdollah, M.; Viki, A.H. Assessment of thermal network models for estimating IGBT junction temperature of a buck converter. In Proceedings of the 2017 8th Power Electronics, Drive Systems & Technologies Conference (PEDSTC), Mashhad, Iran, 14–16 February 2017; pp. 102–107.
12. Drogenik, U.; Kolar, J.W. Teaching thermal design of power electronic systems with web-based interactive educational software. In Proceedings of the Eighteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2003. APEC '03., Miami Beach, FL, USA, 9–13 February 2003; Volume 2, pp. 1029–1036.
13. Xin, X.; Zhang, C.; Zhao, J. Electro-thermal based junction temperature estimation model and thermal performance analysis for IGBT module. In Proceedings of the 2017 20th International Conference on Electrical Machines and Systems (ICEMS), Sydney, NSW, Australia, 11–14 August 2017; pp. 1–6.
14. Wang, Z.; Qiao, W. A Physics-Based Improved Cauer-Type Thermal Equivalent Circuit for IGBT Modules. *IEEE Trans. Power Electron.* **2016**, *31*, 6781–6786. [[CrossRef](#)]
15. Zhang, Q.; Ma, M.; Guo, W.; Li, F.; Wang, H. An Improved Cauer Model of IGBT Module Considering Chip Solder Degradation. In Proceedings of the 2023 IEEE 14th International Symposium on Power Electronics for Distributed Generation Systems (PEDG), Shanghai, China, 9–12 June 2023; pp. 726–731.
16. Du, M.; Guo, Q.; Wang, H.; Ouyang, Z.; Wei, K. An Improved Cauer Model of IGBT Module: Inclusive Void Fraction in Solder Layer. *IEEE Trans. Components, Packag. Manuf. Technol.* **2020**, *10*, 1401–1410. [[CrossRef](#)]
17. Zhang, J.; Du, X.; Sun, P.; Tai, H.-M. Thermal network parameters identifying during the cooling procedure of IGBT module. In Proceedings of the IECON 2017—43rd Annual Conference of the IEEE Industrial Electronics Society, Beijing, China, 29 October–1 November 2017; pp. 1616–1621.
18. Yan, Q.; Li, A.; Wang, G.; Yin, J.; Dong, C.; Du, M. Two-Branch Coupling Cauer Model in IGBT Module Considering FWD Thermal Coupling Effect. *IEEE Trans. Compon. Packag. Manuf. Technol.* **2024**, *14*, 912–920. [[CrossRef](#)]
19. Wu, Z.; Su, X.; Zhu, Y. IGBT junction and coolant temperature estimation by thermal model. *Microelectron. Reliab.* **2018**, *87*, 168–182.
20. Meng, J.; Wen, X.; Zhong, Y.; Qiu, Z.; Li, Q. Studies on the Temperature Effect on Thermal Resistance of Power Modules. In Proceedings of the 2013 IEEE Vehicle Power and Propulsion Conference (VPPC), Beijing, China, 15–18 October 2013; pp. 1–5.
21. Cui, H.; Hu, F.; Zhang, Y.; Zhou, K. Heat spreading path optimization of IGBT thermal network model. *Microelectron. Reliab.* **2019**, *103*, 113511. [[CrossRef](#)]
22. Cai, J.; Zhou, L.; Sun, P.; Zhou, T.; Li, Q. Effect of TIM Deterioration on Monitoring of IGBT Module Thermal Resistance and Its Compensation Strategy. *IEEE Trans. Compon. Packag. Manuf. Technol.* **2022**, *12*, 789–797. [[CrossRef](#)]

23. Yang, X.; Heng, K.; Dai, X.; Wu, X.; Liu, G. A Temperature-Dependent Cauer Model Simulation of IGBT Module With Analytical Thermal Impedance Characterization. *IEEE J. Emerg. Sel. Top. Power Electron.* **2022**, *10*, 3055–3065. [[CrossRef](#)]
24. Xu, M.; Ma, K.; Qi, Y.; Cai, X.; Li, X.; Wang, A.; Zheng, L. Frequency-Domain Thermal Coupling Model of Multi-Chip Power Module. *IEEE Trans. Power Electron.* **2023**, *38*, 6522–6532. [[CrossRef](#)]
25. Górecki, K.; Górecki, P. SPICE-Aided Nonlinear Electrothermal Modeling of an IGBT Module. *Electronics* **2023**, *12*, 4588. [[CrossRef](#)]
26. Ma, M.; Guo, W.; Yan, X.; Yang, S.; Zhang, X.; Chen, W.; Cai, G. A Three-Dimensional Boundary-Dependent Compact Thermal Network Model for IGBT Modules in New Energy Vehicles. *IEEE Trans. Ind. Electron.* **2021**, *68*, 5248–5258. [[CrossRef](#)]
27. Li, H.; Liao, X.; Zeng, Z.; Hu, Y.; Li, Y.; Liu, S.; Ran, L. Thermal Coupling Analysis in a Multichip Paralleled IGBT Module for a DFIG Wind Turbine Power Converter. *IEEE Trans. Energy Convers.* **2017**, *32*, 80–90. [[CrossRef](#)]
28. Shi, Y.; Liu, J.; Ai, Y.; Chen, S.; Bai, Y. Dynamic IGBT Three-Dimensional Thermal Network Model Considering Base Solder Degradation and Thermal Coupling Between IGBT Chips. *IEEE Trans. Transp. Electr.* **2023**, *9*, 2994–3011. [[CrossRef](#)]
29. Wang, H.; Zhou, Z.; Xu, Z.; Ge, X.; Yang, Y.; Zhang, Y.; Yao, B.; Xie, D. A Thermal Network Model for Multichip Power Modules Enabling to Characterize the Thermal Coupling Effects. *IEEE Trans. Power Electron.* **2024**, *39*, 6225–6245. [[CrossRef](#)]
30. Xu, M.; Ma, K.O.G.; Cai, X.; Cao, G.; Zhang, Y. Lumped Thermal Coupling Model of Multichip Power Module Enabling Case Temperature as Reference Node. *IEEE Trans. Power Electron.* **2022**, *37*, 11502–11506. [[CrossRef](#)]
31. Heng, K.; Yang, X.; Wu, X.; Ye, J. A 3-D Thermal Network Model for Monitoring of IGBT Modules. *IEEE Trans. Electron Devices* **2023**, *70*, 653–661. [[CrossRef](#)]
32. Heng, K.; Yang, X.; Wu, X.; Ye, J.; Liu, G. A Temperature-Dependent Physical Thermal Network Model Including Thermal Boundary Conditions for SiC MOSFET Module. *IEEE Trans. Electron Devices* **2022**, *69*, 4444–4452. [[CrossRef](#)]
33. Wu, R.; Wang, H.; Pedersen, K.B.; Ma, K.; Ghimire, P.; Iannuzzo, F.; Blaabjerg, F. A Temperature-Dependent Thermal Model of IGBT Modules Suitable for Circuit-Level Simulations. *IEEE Trans. Ind. Appl.* **2016**, *52*, 3306–3314. [[CrossRef](#)]
34. Guo, W.; Ma, M.; Wang, H.; Xiang, N.; Wang, H.; Chen, Z.; Chen, W. Real-Time Average Junction Temperature Estimation for Multichip IGBT Modules With Low Computational Cost. *IEEE Trans. Ind. Electron.* **2023**, *70*, 4175–4185. [[CrossRef](#)]
35. Zhan, C.; Zhu, L.; Wang, W.; Jiao, Q.; Zhang, Y.; Ji, S. A Large-Scale Identification Approach for Thermal Parameters of Multichips IGBT Modules Based on LLSO-SQP Algorithm. *IEEE J. Emerg. Sel. Top. Power Electron.* **2023**, *11*, 2554–2564. [[CrossRef](#)]
36. Xu, M.; Ma, K.; Zhong, Q.; Liserre, M. Frequency-Domain Thermal Modeling of Power Modules Based on Heat Flow Spectrum Analysis. *IEEE Trans. Power Electron.* **2023**, *38*, 2446–2455. [[CrossRef](#)]
37. Yu, Y.; Du, X.; Zhou, J.; Ren, H.; Liu, Q.; Luo, Q. Condition Monitoring of Thermal Fatigue of IGBT Module Using Turning Point of Preheating Stage of Case Temperature. *IEEE Trans. Power Electron.* **2023**, *38*, 2866–2871. [[CrossRef](#)]
38. Xiao, Q.; Tang, M.; Mao, J. Thermal Circuit Models of Microstrip Lines Based on Precise Heat Spreading Angles and Convection Boundary Conditions. *IEEE Trans. Components, Packag. Manuf. Technol.* **2023**, *13*, 323–331. [[CrossRef](#)]
39. Ozisik, M.N. *Heat Conduction*, 1st ed.; Wiley: New York, NY, USA, 1980.
40. Choudhury, K.R.; Rogers, D.J. Steady-State Thermal Modeling of a Power Module: An NN-Layer Fourier Approach. *IEEE Trans. Power Electron.* **2019**, *34*, 1500–1508. [[CrossRef](#)]
41. Muzychka, Y.S.; Bagnall, K.R.; Wang, E.N. Thermal Spreading Resistance and Heat Source Temperature in Compound Orthotropic Systems With Interfacial Resistance. *IEEE Trans. Components, Packag. Manuf. Technol.* **2013**, *3*, 1826–1841. [[CrossRef](#)]
42. Choudhury, K.R.; Rogers, D.J. Transient Thermal Modeling of a Power Module: An N-Layer Fourier Approach. *IEEE Trans. Power Electron.* **2020**, *35*, 10580–10591. [[CrossRef](#)]
43. Chen, Y.; Wu, Q.; Zhou, Y. Physics-based thermal impedance model for power module by analytic Fourier series based heat spreading angle. *Proc. CSEE* **2022**, *5*, 715–728.

Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.