

*Article*

# **A Bandwidth-Enhanced Differential LC-Voltage Controlled Oscillator (LC-VCO) and Superharmonic Coupled Quadrature VCO for** *K***-Band Applications**

**Farman Ullah 1,2,3, Yu Liu 1,2,\*, Zhiqiang Li 1,2, Xiaosong Wang 1,2 , Muhammad Masood Sarfraz 1,2,3 and Haiying Zhang 1,2**

- <sup>1</sup> Beijing Key Laboratory of Radio Frequency IC Technology for Next Generation Communications, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China; farman@ime.ac.cn (F.U.); lizhiqiang@ime.ac.cn (Z.L.); wangxiaosong@ime.ac.cn (X.W.); mmasood@ciitwah.edu.pk (M.M.S.); zhanghaiying@ime.ac.cn (H.Z.)
- <sup>2</sup> Institute of Microelectronics, University of Chinese Academy of Sciences, 19A Yuquan Rd., Shijingshan District, Beijing 100049, China
- <sup>3</sup> COMSATS University, Wah Campus, G. T. Road, Wah Cantt 47040, Pakistan
- **\*** Correspondence: liuyu5@ime.ac.cn; Tel.: +86-108-299-5811

Received: 29 June 2018; Accepted: 20 July 2018; Published: 25 July 2018



**Abstract:** A novel varactor circuit exhibiting a wider tuning range and a new technique for quadrature coupling of LC-Voltage Controlled Oscillator (LC-VCO) is presented and validated on a 25 GHz oscillator. The proposed varactor circuit employs distribute-biased parallel varactors with a series inductor connected at both ends of the varactor bank to extend the tuning range of the oscillator. Similarly, the quadrature coupling is accomplished by employing the 2nd harmonic, explicitly generated in the stand-alone free-running differential oscillator using frequency doubler. As an example, the Differential VCO (DVCO) is tunable between 20 GHz and 31 GHz and exhibits the best Phase Noise (*PN*) of −100 dBc/Hz at 1 MHz offset frequency. Similarly, the Quadrature VCO (QVCO) covers 42% tuning bandwidth around 25 GHz oscillation frequency, which is significantly wider than other state-of-the-art VCOs at comparable frequencies. In addition, all the oscillators are designed in class-C to further improve their performances both in term of low power and low phase noise. The presented oscillators are designed using high-performance SiGe HBTs of the GlobalFoundries (GFs) 130 nm SiGe BiCMOS 8HP process. The presented DVCO and QVCO draw currents of approximately 10 mA and 21 mA, respectively from a 1.2 V supply.

**Keywords:** millimeter wave oscillator; wideband VCO; superharmonic coupling; QVCO; oscillation bandwidth; varactor

### **1. Introduction**

Modern wireless communication is transforming into future 5G and the demand for high data-rate communication with increased bandwidth requirements is increasing. Voltage Controlled Oscillator (VCO) as one of the key components is used in modern phase-locked loop (PLL) to provide local frequency signal. It is critical for VCOs that can robustly provide wider tuning range (*TR*) at mm-wave frequency region with low phase noise. To date, many oscillators featuring low-power consumption (*PDC*), low phase noise (*PN*) and wide *TR* in *K*-band have been reported [\[1–](#page-12-0)[8\]](#page-12-1). However, it is still challenging and uncommon to design VCO with optimized trade-off to simultaneously achieve a wide *TR* with low *PN* and low *PDC*. For example, in [\[1\]](#page-12-0), two *K*-band *SiGe* bipolar VCOs using transformer-coupled varactors are presented. But they can only be tuned from 18.6 to 21.2 GHz and 20.4 GHz to 24.2 GHz, resulting only in 13% and 17% tuning ranges, respectively. Similarly,



triple-couple inductor as part of the *LC*-Tank, to couple multiple varactors, is implemented to get more linear and wider *TR*, but only 15.8% *TR* is achieved at *K*-band [\[2\]](#page-12-2). In [\[3\]](#page-12-3), the reported differential VCO utilizes current-reuse and transformer-feedback techniques fabricated in the standard bulk 90 nm CMOS process, can only achieve 4.8% tuning bandwidth at *K*-frequency band. Similarly, various Negative Capacitance (*NC*) circuits were integrated with traditional LC-VCOs to cancel out the parasitics (produced mainly by the *LC*-tank and cross-coupled pair) to expand the *TR* [\[9,](#page-12-4)[10\]](#page-12-5). For example, in [\[9\]](#page-12-4), the *NC* circuit is used to shift the oscillation frequency from 20.1 to 31.6 GHz, which, although it improves the *TR*% from 5.7 to 12.4%, it makes the power consumption too high (590 mW) and worsens the phase noise to −88 dBc/Hz. Similarly, a tunable differential *NC* circuit was designed in [\[10\]](#page-12-5) to compensate the parasitic capacitances and is realized by connecting the *NC* circuit to the source of the cross-coupled transistors of the LC-VCO; however, it affected the start-up condition. Therefore, the *NC* of [\[10\]](#page-12-5) only had a small effect on the resonance frequency (*fRES*) and *TR*.

Similarly, the Quadrature Voltage Controlled Oscillators (QVCOs) play an important role in many fully-integrated, low cost, radio-frequency transceivers requiring *I*/*Q* modulation/demodulation. To provide Quadrature Local Oscillator (*LO*) signals, various techniques are endorsed. Two approaches are very common for quadrature *LO* generation: (1) divide-by-two [\[11\]](#page-12-6) and (2) polyphase filter techniques [\[12\]](#page-12-7). However, the earlier is more power hungry since the system oscillator needs to be operated at twice the desired frequency, while the later suffers from low quadrature accuracy as well as requiring an additional buffer to boost the output power. Later, the *LC*-based QVCOs are presented for the generation of quadrature *LO* signals without employing divide-by-two or polyphase filters, which resulted in huge reductions in power consumption as well as improved accuracy [\[13\]](#page-12-8).

*LC*-based QVCOs are obtained by employing antiphase coupling between two identical differential oscillators. The antiphase connection is realized using a coupling network, either an active or passive coupling. The circuit techniques employing active coupling are parallel coupling (P-QVCO) [\[13\]](#page-12-8), series coupling (S-QVCO) [\[3\]](#page-12-3), top- and bottom-series coupling (TS-QVCO and BS-QVCO) [\[14\]](#page-12-9), sub- and super-harmonic coupling [\[15,](#page-12-10)[16\]](#page-12-11), body-biased coupling [\[17\]](#page-12-12), In-phase injection-coupling [\[18\]](#page-13-0), complementary coupling [\[19\]](#page-13-1) etc. Similarly, passive coupling techniques like inductor-based superharmonic coupling [\[20\]](#page-13-2), transformer coupling [\[21\]](#page-13-3), and coupling using transmission lines [\[22\]](#page-13-4) are used for quadrature *LO* generation.

Firstly, we emphasized to attain wider *TR* at *K*-frequency band. To realize this, we proposed a novel varactor circuit that consists of two similar branches of varactors, biased at different voltages. They are also cascaded with two inductors, each connected to the common nodes of the varactor bank at both sides. The proposed varactor scheme exhibits wider *TR* at mm-wave frequency. Besides, the *TR* of the VCO is enhanced by properly designing the VCO-core and aligning the consecutive frequency tuning characteristics with sufficient overlap margin to avoid blind zones between them. In addition, a novel technique for quadrature generation is proposed in this work. Subsequently, the two similar bandwidth-enhanced differential oscillators that we proposed in our first work are locked in quadrature by implementing the proposed quadrature generation technique. Hence, both the differential and quadrature VCOs cover a minimum of 42% bandwidth around 25 GHz with total power consumptions of 12 mW and 25 mW, respectively from 1.2 V supply.

The rest of the paper is organized as follows. The technical arguments for the selection of an appropriate fabricating technology as well as the *LC*-oscillator topology based on their inherent *PN* and power consumption characteristics are outlined in Section [2.](#page-2-0) Section [3](#page-3-0) describes the *TR* and design implementation of the proposed varactor circuit. Section [4](#page-6-0) reports the post-layout simulation results of the differential and quadrature oscillators, both integrated with proposed wideband varactor circuit. The entire work is finally concluded in Section [5.](#page-11-0)

#### <span id="page-2-0"></span>**2. Design Consideration for Low PN and Wideband VCO**

#### *2.1. Technology Overview*

Moving up with frequency, the losses increase intensively and requirements of the communication systems become more and more rigorous. So, the devices must have higher *f<sup>t</sup>* and higher power handling capabilities in order to meet the stringent requirements of the communication systems. State-of-the-art SiGe BiCMOS technology can stand as the best candidate for its excellent performance, featuring high *ft*/*fmax*, high reliability and extended temperature range, making this technology a potential candidate for mm-wave circuit designs. *2.1. Technology Overview* 

The VCO, as part of the frequency synthesizer, is a key building block in high performance wireless and wireline communication systems. Previously, integrated mm-wave VCOs have been designed using either GaAs or other III-IV technologies [\[23,](#page-13-5)[24\]](#page-13-6). But there has always been an interest to develop *Si-*based mm-wave VCOs due to its lower fabrication cost and that it can be easily scaled compared to III-IV technologies [\[25,](#page-13-7)[26\]](#page-13-8). In addition to the implementation cost and system integration, the SiGe BiCMOS provides the degree of freedom by using MOSFET and HBTs in the same integrated circuits making this technology very appropriate for designing high-performance *RF* circuits with digital logics on the same substrate. Moreover, SiGe HBTs provide high gain and improved noise performance at extremely low current densities. Also, with lower  $1/f$  noise, four times better transconductance and higher breakdown voltage (for the same  $f_{max}$ ), the BiCMOS technology stands as an appropriate technology for the design of high performance VCOs and power amplifiers etc. The proposed wide  $TR$  mm-wave VCO has been designed using 130 nm SiGe BiCMOS technology and is intended to be integrated in a complete frequency synthesizer for *K*-band applications. higher power and the string capabilities in order to meet the stringent requirements of the communication of the comm with the separators of integrating words and many communication and wave and communications.  $\frac{1}{2}$  integration integrated circuits making the bic model designing for designing  $\frac{1}{2}$  $\mathbf{r}$  as an appropriate technology for the design of high performance VCOs and power vCOs and powe

#### *2.2. Class-C*  $\mathcal{C}$  $\mathcal{L}$  technology and is integrated in a complete frequency synthesizer frequency synthesizer for  $\mathcal{L}$

Among several VCO topologies, LC-VCO topology with core transistors operating in Class-B and Class-C are implemented for low *PN* and wide *TR*. However, for the same power consumption, *2.2. Class-C*  3.9 dB improvement on *PN* is expected when compared to Class-B [\[27\]](#page-13-9). Depicted in Figure [1a](#page-2-1), is a typical arrangement of Class-C oscillator in which the base of one transistor in the cross-coupled pair is ac-coupled from the drain of the other, using  $C_\mathit{bias}$ . In addition, a common dc-bias is applied at the bases of cross-coupled transistors. With this arrangement, the average maximum voltage on the cross-coupled pair can be observed much smaller in Class-C than in Class-B, thereby preventing the core transistors to enter into the saturation region, hence results in better phase noise. However, depending on whether or not the large tail capacitance  $C_{tail}$  is connected to the common node of transistors Q1 and Q2, the oscillator is operated fully in Class-C or Class-B [\[27\]](#page-13-9). A detailed comparative study of class-B and class-C oscillators has been carried-out in [\[28\]](#page-13-10). can better allowed much the saturation region, nence results in better phase noise. comparative study of class-B and class-B and class-C out in  $[28]$ .

<span id="page-2-1"></span>

**Figure 1.** Standard schematics of (**a**) class-C and (**b**) differential Colpitts oscillators.

Another oscillator topology that can be widely used for high-frequency applications and particularly in the application of bipolar oscillators, is the Colpitts oscillator (see Figure [1b](#page-2-1)). A comprehensive analysis of phase noise in bipolar Colpitts oscillator as well as its comparison with Class-B oscillator is conducted in [\[29\]](#page-13-11). This comparative study is carried out by assuming the oscillator to operate in current-limited regime for a given tank impedance and bias current. However, when the analysis is extended to maximize the oscillation amplitude, a better phase noise is achieved. Nevertheless, the Colpitts oscillator can also be allowed to decrease its phase noise by setting the feedback factor "*n*" (from tank to the BJT emitter) high; but this would result in large power consumption and less efficiency [\[30\]](#page-13-12). Hence, it can be concluded that among the aforementioned topologies we discussed, Class-C *LC*-Oscillator is a superior topology over others in terms of low power and low *PN* for a given tank impedance, supply voltage and oscillation frequency, which has been chosen for our design.

Low *PN* is another significant measure of the oscillator. Single-sideband Phase noise (*L*) of a generic harmonic oscillator at an offset frequency (∆*ω*) from the carrier can be expressed as (1) [\[31\]](#page-13-13).

$$
L(\Delta \omega) = \left(\frac{\omega_0}{\Delta \omega}\right)^2 \left[\frac{k_B TR_S}{V_0^2} (1 + F)\right]
$$
 (1)

where  $k_B$  and *T* are the Boltzmann constant and temperature, respectively.  $R_S$ ,  $V_0$ , *F* and  $\omega_0$  denote the inductor's parasitic series resistance, oscillation amplitude, noise factor and oscillation frequency, respectively. It can be stated by looking at (1) that the phase noise decreases as the dissipated power "*PDC*" is increased at an offset frequency ∆*ω*. Moreover, an oscillator topology, yielding low noise factor "*F*" and providing a high amplitude oscillation "*V*0" will further help to reduce the phase noise.

#### <span id="page-3-0"></span>**3. Circuit Description**

The traditional Class-C oscillator arrangement depicted in Figure [1a](#page-2-1), consists of a dc-biased cross-coupled transistors pair, a varactor, fix capacitor bank and an inductor. If the differential transconductance produced by the cross-coupled transistors compensates the tank losses, then the frequency of oscillation will be given by (2).

$$
f_{RES} = \frac{1}{2\pi\sqrt{L_{tank}\left(\sqrt{C_{Var} + C_{fix}}\right)}}
$$
(2)

where  $C_{Var}$  and  $C_{fix}$  represent the capacitances of the varactor and switched-capacitor bank, respectively, that are responsible to coarsely control and finely tune the oscillation frequency. The coarse control of the oscillation frequency can be accomplished using the input control voltage correspond to VC (0, 1, ... ), while the fine tuning of the oscillation frequency can be done using  $V_{\text{cntr1}}$ .

#### *3.1. Varactor*

Varactor is employed to tune the oscillation frequency of the oscillator by changing the control voltage across it. For a varactor, the two parameters are very important: (a) the capacitance range i.e., the ratio of the maximum and minimum capacitances that the varactor can provide as the applied voltage is varied, and (b) the quality factor, which is limited by the series resistance within the varactor structure [\[32\]](#page-13-14). These two parameters exhibit a trade-off as the frequency goes high, i.e., when the capacitance is increased, the quality factor is decreased. To employ a high *Q* varactor, the channel length must be minimized. However, for a minimum channel length, the overlap capacitance between the gate and source/drain terminals becomes relatively large, hence limiting the *TR*. On the other hand, to get the wider *TR*, the size of the varactor is increased. However, it is not feasible at high frequencies e.g., at 25 GHz, since the contribution of the capacitive part of the tank is more significant in *K*-band. Particularly, the varactor quality factor degrades intensively if the size of the varactor is set

too high, which may dominate the resonator loss and hence dissatisfy the startup oscillation condition. In order to re-start the oscillation, one may increase the core transistors size, but again, the size of the core transistors cannot be set too large due to the parasitics they add to the tank, which would, in turn, increase the  $C_{fix}$ , degrading the TR and tensing the already limited capacitance budget. In summary, it is difficult to achieve high *Q* and wide *TR* simultaneously.

which we denote right  $\gtrsim$  and *trice* in emmandeddry.<br>Previously, the two types of varactors named as p-n junction diode and n-type accumulation mode-MOS A-MOS varactors are employed for the implementation of wideband VCOs. The p-n diode fundamentally works in reverse bias and it needs to be properly biased with the tank to avoid the forward biasing. One possible formation is shown in Figure 2a, called direct-coupling. However, the critical limitation of this structure is that  $V_{cntri}$  always needs to be higher than the supply voltage to limit the forward biasing. Otherwise, the junction will turn-on and the quality factor will drop significantly. Another type of varactor that is mostly adopted to tune the oscillation frequency is the nMOS varactor. The BiCMOS 8HP process provides a standard thin oxide nMOS varactor for differential circuits. Presented in Figure [2b](#page-4-0) (left) is the cross-section view and its corresponding differential version of the varactor that can be employed as a variable capacitor. The variable capacitance is achieved as the device is biased from depletion to accumulation [\[33,](#page-13-15)[34\]](#page-13-16). capacitance is achieved as the device is biased from depletion to accumulation [33,34]. reviously, in envolvements in summary, it is difficult to a metal wide and wide and wide and wide  $\frac{1}{2}$ differential version of the varactor that can be employed as a variable capacitor. The variable

<span id="page-4-0"></span>

**Figure 2.** Schematics of (**a**) tank-coupled p-n diode, (**b**) n-type A-MOS varactor cross-section and its **Figure 2.** Schematics of (**a**) tank-coupled p-n diode, (**b**) n-type A-MOS varactor cross-section and its corresponding schematic view for differential applications.

Regardless the type of varactor used in the oscillator, their conventional structure always suffers from the limited *TR*.

#### 3.2. Proposed Varactor Circuit Implementation *frequency. To realize a generalization* and *a generalization*

It is aimed to attain the widest possible *TR* around 25 GHz oscillation frequency. To realize we ammong the conventional design shown in Figure 3a, the convention of two similar shown in Figure 3a, the proposed design consists of two similar shown in Figure 3a, the proposed design consists of two similar shown in F a wideband VCO, a wideband varactor circuit shown in Figure [3b](#page-5-0) is proposed exhibiting an extended<br>The Welling of the different bias voltage and the connection of the different parallel in the connection of th  $TR$ . Unlike the conventional design shown in Figure [3a](#page-5-0), the proposed design consists of two similar branches of varactors connected in parallel. Each varactor pair is *RC-*biased at a different bias voltage generated through the resistive divider circuit. Equal step of biasing voltage is chosen from 1.2 V supply. Hence *Vb*1 and *Vb*2 are chosen as 0.4 V and 0.8 V, respectively. Thus, the steep part of each characteristic curve in the entire *TR* is centered on its corresponding biasing voltage, thereby presenting a more stretched capacitance over the entire voltage control range. In addition, two inductors each at both ends (in series to the varactor bank) are added to extend the *TR*. The series connection of inductors improves the *C\_max*/*C\_min* ratio of the varactor bank and also cancels the parasitic capacitances introduced by the parallel varactor branches leading to achieve even more wider *TR*. The varactor's series inductors  $(L_L \& L_R)$  in Figure [3b](#page-5-0) have significant effects on the VCO's operating frequency as

well as the tuning range, since they are in parallel to the tank inductor  $(L_{\text{Tanh}})$ . The  $TR$  can be increased or decreased by respectively increasing or decreasing the value of series inductors. However, a very large value inductor may dissatisfy the startup of the oscillator as well as the desired center frequency able to go lower. Likewise, a very small value inductors exhibit small capacitance and thus presenting narrower tuning range. Therefore, the series inductors need to be decided based on the desired center frequency as well as the required tuning range. In our designed oscillators, 136 pH inductors are selected to optimize the oscillator center frequency around  $25$  GHz with tuning range from 20 GHz to 31 GHz. lea to optimize the oscillator center frequency around 25 GHz with tuning range from 20 GHz  $25.$ elley as well as the required tuning range. In our designed oscillators, 150 pm inductors be decided based on the decided based on the desired center frequency as well as the required tuning range. In our case of  $\alpha$ 

<span id="page-5-0"></span>

**Figure 3.** Schematics of the (a) conventional and (b) proposed wideband varactor with highle 3. Schematics of the (**a**) conventional and (**b**) proposed wideband variation parasitics highlighted.

Comparison of the same and single frequency tuning characteristic, based on proposed and traditional varactor circuits, is presented in Figure [4.](#page-5-1) The proposed tuning circuit when incorporated in class-C LC-VCO (see Figure 7) resulted in an overall wider *TR*.

<span id="page-5-1"></span>

 $\mathcal{L}$  is performed by figure 4 is performed by figure 4 is performed by figure 4 is performed by  $\mathcal{L}$ **Figure 4.** Simulated single frequency tuning characteristic using conventional and proposed **Figure 4.** Simulated single frequency tuning characteristic using conventional and proposed varactors.

circuit with two identical branches in parallel with a common biasing voltage. Then, the same number The simulation result of Figure  $4$  is performed by first implementing the conventional varactor  $\,$ circuit with two identical branches in parallel with a common biasing voltage. Then, the same number circuit with two identical branches in parallel with a common biasing voltage. Then, the same number of varactor branches as in conventional design, are implemented in the proposed varactor circuit so that

the overall capacitance in both cases are maintained. By implementing the proposed varactor circuit, the covered frequency range is considerably extended more than the range covered with the traditional the stratitional cases are maintained. By  $\sigma$ varactor circuit. The range covered based on typical and proposed varactors are 1.51 GHz and 2.37 GHz respectively, which is 56% more wider than the baseline *TR*. These analyses are based on when the input control word to the capacitor bank is 101 which corresponds to VC0, VC1, VC2, respectively. Of course, it will accordingly change as we choose the bottom and top tuning characteristics in the  $\cdot$ whole *TR*. which as we choose the bottom as we choose the bottom and top tuning characteristics in the whole  $\mathbb{R}^n$ .

Plots in Figure [5](#page-6-1) represent the F(V) curves of the same discrete tuning curve with different biasing voltage combinations applied to the varactors. Based on the most widely covered tuning bandwidth,<br> we chose the varactor biasing voltage as 0.4 V and 0.8 V as Vb1 and Vb2, respectively.  $\frac{P}{P}$  rots in Figure 5 represent the  $\frac{P}{V}$  curves of the same discrete tuning curve with different biasing

<span id="page-6-1"></span>Next, the performance of both the oscillators will be discussed. All simulation results presented  $\epsilon$ . in the following section are done with post-layout. in the following section are done with post-layout.



**Figure 5.** Distributed Biasing of the varactor bank. **Figure 5.** Distributed Biasing of the varactor bank.

# <span id="page-6-0"></span>**4. Post-Layout Simulation Results and Discussion 4. Post-Layout Simulation Results and Discussion**

The designed prototype of differential and quadrature VCOs are presented in Figure [6,](#page-7-0) with total total covered area (including bond pads) of 0.45 mm2 and 0.7 mm2, respectively. Their corresponding covered area (including bond pads) of 0.45 mm<sup>2</sup> and 0.7 mm<sup>2</sup> , respectively. Their corresponding schematic circuits are provided in Figure 7 and Figure 9. schematic circuits are provided in Figure [7](#page-7-1) and Figure 9.

#### <span id="page-6-2"></span>*4.1. Differential VCO (DVCO)*

A schematic of the proposed differential VCO with integrated wideband varactor circuit is shown in Figure [7.](#page-7-1) The *LC*-tank consists of an inductor (*LTank* = 130 pH), 3-bit switched capacitor bank and the proposed wideband varactor bank. The *LC*-tank resonator oscillates the desired frequency at the differential output, which is controlled by the control voltage of the varactors  $(V_{\text{crtr1}})$ . The fine control provides a continuous change in frequency, whereas the coarse control shifts the continuous characteristic up or down. Fixed capacitance is added between the differential outputs (VCO\_P and VCO\_N) of the oscillator by the NMOS transistor switches (Sw1, Sw2, Sw3) as shown in Figure [7](#page-7-1) [\[35\]](#page-13-17). Depending on the gate voltage applied at  $VC(n)/VC(0, 1, 2)$ , the switches are turned on or off to add the capacitance in or out from the tank. The switches add parasitic resistance when turned on, thereby degrading the *PN* of the oscillator. Likewise, add parasitic capacitance when turned off, reducing the *TR*. The *DC*-biased cross-coupled transistors (T1 and T2) generate the negative transconductance

<span id="page-7-0"></span>to cancel the parallel tank-resistance to sustain the oscillation. A large biased tail transistor (*Ttail*) is connected to the common-emitter node (CN) of T1 and T2 to control current in the circuit.



**Figure 6.** Physical layouts of the designed oscillators.

<span id="page-7-1"></span>

**Figure 7.** Complete schematic of a Differential Voltage Controlled Oscillator (DVCO) incorporated with proposed wideband varactor circuit.

A differential emitter follower buffer, composed of *T*3 and *T4* with the input/output capacitances  $t$  the differential cytruit of the excillators in order to measuring be  $VCO$  from the local is connected to the differential output of the oscillators in order to prevent the VCO from the loading in  $\mathcal{L}$ effect posed by the external circuitry or measuring equipment. The buffer shown in the schematic provides low output impedance to the instrumentation while measuring the output at the emitter, provided that the VCO output is not adversely affected under load. The buffer capacitances (capacitors between the VCO outputs and *T*3 and *T*4) are carefully selected since these capacitances would add

extra parasitic capacitance to the tank and would limit the maximum operating frequency of the VCO. Shown in the proposed VCO schematic, one of the two outputs are terminated with on-chip 50  $\Omega$ resistor while the other is left isolated to connect with GSG probe for measurement purpose.

For maximum frequency, the size of the varactor has to be carefully chosen as a trade-off between  $Q_C$  and capacitance ratio, since the overall quality factor of the tank is affected both by the inductive and capacitive elements as depicted in (3).

$$
\frac{1}{Q_{TOT}} = \frac{1}{Q_C} + \frac{1}{Q_L} \tag{3}
$$

At frequencies <10 GHz, usually, the inductor quality factor  $(Q_L)$  is the major contributor to the overall tank quality factor (*QTOT*). However, at frequencies >20 GHz, *Q* of the varactor  $(Q_C\sim(\omega R_sC)^{-1})$  also decreases significantly, while that of the inductor ( $Q_L\sim(\omega L_s/R_s)$ ) increases with frequency. Also, due to the intrinsic behavior of the varactor, it is difficult to obtain high *Q* and large *C*\_*max*/*C*\_*min* ratio simultaneously to achieve better VCO performance [\[36\]](#page-13-18). The proposed varactor circuit to a large extent breaks the "*Q*" and "*C*\_*max*/*C*\_*min*" trade-off and achieves large capacitance ratio. Keeping "*Q*" and "*C*\_*max*/*C*\_*min*" trade-off in view, we fixed the varactor size for its optimized performance. In our work, the varactor biasing voltages (Vb1 =  $0.4$  V, Vb2 =  $0.8$  V), the capacitance ratio ( $C$ <sub>*max*</sub>/ $C$ <sub>*min*</sub> = 3.88) branch capacitances (104 fF) and two series inductors, each one of 136 pH are chosen to balance the *Q* for its widest possible *TR* at *K*-band; provided a wider *TR* from 20 GHz to 31.1 GHz as shown in Figure [8.](#page-8-0)

<span id="page-8-0"></span>

**Figure 8.** Voltage Controlled Oscillator (VCO) output frequency as a function of the capacitor bank **Figure 8.** Voltage Controlled Oscillator (VCO) output frequency as a function of the capacitor bank control word. control word.

# *4.2. Quadrature VCO Using Superharmonic Coupling 4.2. Quadrature VCO Using Superharmonic Coupling*

The proposed Quadrature VCO (QVCO) is designed using the differential VCO presented in Section [4.1.](#page-6-2) This section presents the quadrature VCO based on superharmonic coupling. classical ܥܮ-QVCOs, this technique cross-injects the 2nd order harmonic at the oscillator common-Unlike classical *LC*-QVCOs, this technique cross-injects the 2nd order harmonic at the oscillator common-mode node to enforce the two free-running differential oscillators oscillate in quadrature, order harmonic generated through oscillator 1 using frequency-doubler is injected at the common-i.e., the 2nd order harmonic generated through oscillator 1 using frequency-doubler is injected at the mode and of the orientation of the orientation and vice common-mode node of the oscillator 2 and vice versa.

Intrinsically, the cross-coupled *LC*-VCOs generate the fundamental and 2nd order harmonic frequency components that appear at the differential path and common-mode nodes of the oscillator, respectively. As stated earlier, numerous techniques are proposed to injection-lock the oscillators using fundamental frequency components. Similarly, if an anti-phase relationship between the two oscillators at the 2nd order harmonic is established, then the oscillators can also be locked in quadrature. As an example of superharmonic coupling [\[11\]](#page-12-6), the two *LC*-VCOs are locked to oscillate in quadrature when an anti-phase signal with frequency  $2f_0$  is injected at the common-mode node of the coupling oscillators. Hence the QVCO can be understood as an injection-locked frequency divider. However, the technique presented in [\[11\]](#page-12-6) requires an external signal source running at twice the desired frequency. Unlike the injection-locked *LC* divider presented in [\[11\]](#page-12-6), this work employs a SiGe HBT frequency doubler designed by taking the fundamental signal at the base of the transistors (T5 toT9) and generate the 2nd harmonic frequency at their common-emitter nodes. The bases of these transistors are *AC*-coupled and *DC*-biased with sufficient voltage. In our design, we applied a common bias voltage to all the biasing points in the circuit in order to maintain low power and allow less number of external

*DC* voltage sources.

The output obtained from common-emitter node of the frequency doubler (T5, T6) in oscillator 1 is injected at the common-emitter node of the cross-coupled transistors (T3, T4) of oscillator 2. Similarly, the same connection is made from oscillator 2 to oscillator 1. Thus, if both *LC*-VCOs are matched, then owing to symmetry their differential outputs have to be in quadrature.

The presented QVCO is composed of two identical VCOs, each one integrated with the proposed wideband varactor circuits. As discussed in Section [3,](#page-3-0) the fundamental oscillation is available over a significantly wide frequency bandwidth i.e., 20 GHz to 31 GHz. Since the SiGe HBT frequency doubler also senses the fundamental oscillation of the proposed wideband DVCO, the 2nd order harmonic generated by the doubler is also available over a wide frequency range. So, unlike the *LC* dividers and injection-locked techniques, the proposed oscillator does not suffer from a limited locking dividers and injection-locked techniques, the proposed oscillator does not suffer from a limited locking range. Schematic of the proposed QVCO is presented in Figure [9.](#page-9-0) locking range. Schematic of the proposed QVCO is presented in Figure 9.  $\alpha$  dividers and injection-local techniques, the proposed techniques, the proposed oscillator does not suffer from a limited  $\alpha$  suffer fr

<span id="page-9-0"></span>

**Figure 9.** A simplified schematic of the superharmonically coupled Quadrature Voltage Controlled **Figure 9.** A simplified schematic of the superharmonically coupled Quadrature Voltage Controlled Oscillator (QVCO) with proposed wideband varactor circuits. Oscillator (QVCO) with proposed wideband varactor circuits.

Using the proposed coupling technique, the post-layout simulated PN of the QVCO demonstrated in Figure  $10$  is better than its half part. In fact, the  $PN$  of the QVCO is always better than DVCO in the entire tuning bandwidth as demonstrated in Figure [11.](#page-10-1) Here, the PN values are taken from various frequencies interpreted by various combinations of control voltages applied to the capacitor bank. Hence, it can be established that the PN variation in the entire tuning bandwidth is around 7 dB and 3.3 dB and is always less than −93.1 dBc/Hz and −97.5 dB/Hz for DVCO and QVCO, respectively. In addition, the *PN* is better in lower part of the oscillator's covered bandwidth and it is deteriorated as the oscillator reaches to its maximum attainable frequency. annon, are t iv is better in lower part of the oscillator's covered bandwidth and it is deterior

<span id="page-10-0"></span>

<span id="page-10-1"></span> $\mathbf{F}$  **Figure 10.**  $\mathbf{F}$  plot of  $\mathbf{F}$  and  $\mathbf{F}$  to  $\mathbf{F}$  to **Figure 10.** PN plot of DVCO and QVCO at an offset range from 10 KHz to 10 MHz highlighting *PNs* from their corresponding maximum carriers.



**Figure 11.** ܲܰ plot of DVCO and QVCO at 1 MHz offset frequency in the entire ܴܶ, representing  $\epsilon$  ii. The plot of DVCO and QVCO at FINITZ chiset freque oscillation frequency taken at various capacitor bank control word.

To evaluate the performance of the designed oscillators, a widely accepted Figure-of-Merit (*FoM*)  $\sqrt{6}$  $y = \frac{1}{2}$ is presented in (4).

$$
FoM = L{\{\Delta f\}} - 20\log\left(\frac{f_0}{\Delta f}\right) + 10\log\left(\frac{P_{DC}}{1mW}\right)
$$
(4)

where ∆*f* , *f*<sub>0</sub> and *P*<sub>*DC*</sub> are the offset frequency from the carrier, center oscillation frequency and total power, consumed by the core oscillator, respectively. **Figure 11.** *PN* plot of DVCO and QVCO at 1 MHz offset frequency in the entire *TR*, representing oscillation frequency taken at various capacitor bank control word.<br>To evaluate the performance of the designed oscillator

used expression for  $\mathcal{L}$  is presented to consider the VCOs as expressed in (5).

The *FoM* is considered to be better with more negative values. In addition to (4), a more widely used expression for *FoM* is presented to consider the *TR* of the VCOs as expressed in (5).

$$
FoM_T = FoM - 20\log\left(\frac{FTR(\%)}{10}\right) \tag{5}
$$

where the *FTR* is "Frequency Tuning Range" covered by the oscillator as the tuning voltage is varied, which is calculated using (6).

$$
ETR(\%) = \left(\frac{f_{max} - f_{min}}{f_{Center}}\right) * 100\%
$$
\n(6)

*f*<sup>0</sup> or *fCenter* is the oscillator center frequency that can be calculated as

$$
f_{Center} = \frac{f_{max} + f_{min}}{2} \tag{7}
$$

<span id="page-11-1"></span>Getting advantage of wide *TR*, we calculated *FoM* with *TR* (*FoMT*) for fair comparison. Tables [1](#page-11-1) and [2](#page-11-2) summarize this work and other state of the art published  $K/K_a$  band oscillators.

Ref.	$f_0$ (GHz)	PN@1 MHz (dBc/Hz)	$P_{DC}$ (mW)	$FTR$ (%)	FoMr	<b>Process</b>
$[1] % \includegraphics[width=0.9\columnwidth]{figures/fig_10.pdf} \caption{The graph $\mathcal{N}_1$ is a function of the number of~\textit{N}_1$ (left) and the number of~\textit{N}_2$ (right) are shown in \cite{N}_1$ (right).} \label{fig:1}$	22.7	$-114$	18	17	$-193$	SiGe HBT
$\mathbf{[2]}$	20.85	$-100.7$	8.1	15.8	$-181.8$	90 nm CMOS
$\left[3\right]$	20.8	$-116.4$	3	4.8	$-191.6$	90 nm CMOS
[4]	24.27	$-100.33$	7.8	2.2	$-179$	$0.18 \mu m$ CMOS
$[5] % \includegraphics[width=0.9\columnwidth]{figures/fig_10.pdf} \caption{The 3D (black) model for the top of the top of the top of the right. The left is the same time, the right is the same time.} \label{fig:fig:1}$	32.55	$-97$	19	18.1	$-180$	0.13 um SiGe BiCMOS
$[6]$	21.5	$-113$	130	4.6	$-171.8$	0.25 um SiGe
$\left[ 7\right]$	23	$-100$	4	2	$-181$	$0.13 \mu m$ CMOS
[8]	24.5	$-95.5$	1.7	16.8	$-185.4$	$0.18 \mu m$ CMOS
$[10]$	40	$-95$	12	27	$-184.9$	$0.13 \mu m$ CMOS
$\left[30\right]$	21	$-119$	70	20	$-194$	SiGe BiCMOS
Our Work	25.5	$-96$	12	43	$-186$	0.13 um SiGe BiCMOS

**Table 1.** Comparison of reported *K*/*Ka* band DVCOs and this work.

**Table 2.** Comparison of reported *K*/*Ka* band QVCOs and this work.

<span id="page-11-2"></span>

Ref.	Coupling Method	$f_0$ (GHz)	PN@1 MHz (dBc/Hz)	$P_{DC}$ (mW)	$ETR$ (%)	$FoM_T$	I/O Error	Process
$[3]$	<b>Series</b>	20.9	$-117.2$	6.3	3.1	$-185.4$	n/a	90 nm CMOS
$[13]$	Parallel	24.7	$-111.6$	24	4.3	$-186$	n/a	$0.13 \mu m$ CMOS
$[21]$	Transformer Coupled	20	$-111.67$	40.32	10.4	$-181.5$	$1.5^\circ$	$0.18 \mu m$ CMOS
$[22]$	Transmission Line	33	$-99$	2.64	$\overline{\phantom{0}}$	$-183.7$	n/a	$0.12 \mu m$ SiGe HBT
$[25]$	<b>Series</b>	25.3	$-109$	14.4	2.81	$-185.5$	$1.8^\circ$	65 nm CMOS
[26]	Parallel	26.1	$-114$	24	3	$-188.5$	n/a	$0.13 \mu m$ CMOS
Our Work	Superharmonic Coupling	25.3	$-99.2$	25	42	$-185.8$	$1.2^\circ$	$0.13 \mu m$ SiGe <b>BiCMOS</b>

#### <span id="page-11-0"></span>**5. Conclusions**

In this paper, we presented a wideband differential VCO and superharmonically coupled QVCO, designed and simulated in 130 nm SiGe BiCMOS 8HP process for *K*-band applications. The proposed bandwidth-enhanced varactor circuit is implemented into the LC-VCO that resulted in wider *TR*. Further, the quadrature locking is accomplished at the common emitter node of the oscillator using BJT frequency doubler. The proposed quadrature technique exhibited better *PN* performance than its half circuit. Both designs are realized in class-C for improved *PN* performance. The designed VCOs can cover >42% tuning bandwidth around 25 GHz oscillation frequency, which is substantially wider than the VCOs operating at comparable frequencies. Among the reported VCOs that have been compared, our VCOs demonstrate a competitive  $FoM_T$  with the highest tuning bandwidth.

**Author Contributions:** Conceptualization, F.U. and Y.L.; Data curation, F.U.; Formal analysis, X.W. and M.M.S.; Methodology, F.U.; Project administration, Z.L.; Resources, H.Z.; Supervision, Y.L., Z.L. and H.Z.; Validation, Y.L.; Visualization, X.W.; Writing—original draft, F.U.; Writing—review & editing, F.U. and M.M.S.

**Funding:** This work was supported by National Science Foundation of China (grant number: 61574165), and CAS-TWAS President's Fellowship for Farman Ullah (Student ID: 2015A8015908297).

**Acknowledgments:** The authors would like to thank the Lorentz Solution for Peak View EM Design support.

**Conflicts of Interest:** The authors declare no conflict of interest.

#### **References**

- <span id="page-12-0"></span>1. Padovan, F.; Tiebout, M.; Mertens, K.L.R.; Bevilacqua, A.; Neviani, A. Design of low-noise *K*-band SiGe bipolar VCOs: Theory and Implementation. *IEEE Trans. Circuits Syst. Regul. Pap.* **2015**, *62*, 607–615. [\[CrossRef\]](http://dx.doi.org/10.1109/TCSI.2014.2364100)
- <span id="page-12-2"></span>2. Chen, Z.; Wang, M.; Chen, J.X.; Liang, W.F.; Yan, P.P.; Zhai, J.F.; Hong, W. Linear CMOS LC-VCO Based on triple-coupled inductors and its application to 40-GHz phase-locked loop. *IEEE Trans. Microw. Theory Tech.* **2017**, *65*, 2977–2989. [\[CrossRef\]](http://dx.doi.org/10.1109/TMTT.2017.2663401)
- <span id="page-12-3"></span>3. Chang, H.Y.; Chiu, Y.T. *K*-Band CMOS differential and quadrature voltage-controlled oscillators for low phase-noise and low-power applications. *IEEE Trans. Microw. Theory Tech.* **2012**, *60*, 46–59. [\[CrossRef\]](http://dx.doi.org/10.1109/TMTT.2011.2175240)
- <span id="page-12-13"></span>4. Yang, J.; Kim, C.Y.; Kim, D.W.; Hong, S. Design of a 24-GHz CMOS VCO with an asymmetric-width transformer. *IEEE Trans. Circuits Syst. Express Briefs* **2010**, *57*, 173–177. [\[CrossRef\]](http://dx.doi.org/10.1109/TCSII.2010.2043381)
- <span id="page-12-14"></span>5. Kucharski, M.; Herzel, F.; Ng, H.J.; Kissinger, D. A Ka-band BiCMOS LC-VCO with wide tuning range and low phase noise using switched coupled inductors. In Proceedings of the 2016 11th European IEEE Conference of Microwave Integrated Circuits Conference (EuMIC), London, UK, 3–4 October 2016; pp. 201–204.
- <span id="page-12-15"></span>6. Li, C.C.; Wang, T.P.; Kuo, C.C.; Chuang, M.C.; Wang, H. A 21 GHz complementary transformer coupled CMOS VCO. *IEEE Microw. Wirel. Compon. Lett.* **2008**, *18*, 278–280.
- <span id="page-12-16"></span>7. Hsieh, C.K.; Kao, K.Y.; Tseng, J.R.; Lin, K.Y. A *K*-Band CMOS low power modified colpitts VCO using transformer feedback. In Proceedings of the 2009 IEEE MTT-S International Microwave Symposium Digest, Boston, MA, USA, 7–12 June 2009; pp. 1293–1296.
- <span id="page-12-1"></span>8. Kuo, Y.H.; Jeng-Han, T.; Huang, T.W. In A 1.7-mw, 16.8% frequency tuning, 24-GHz transformer-based lc-vco using 0.18µm CMOS technology. In Proceedings of the 2009 IEEE Conference of Radio Frequency Integrated Circuits Symposium, Boston, MA, USA, 7–9 June 2009; pp. 79–82.
- <span id="page-12-4"></span>9. Lee, W.; Lee, S.; Choi, J.; So, J.; Kwon, Y. Ka-band VCO with parasitic capacitance cancelling technique. *Electron. Lett.* **2016**, *53*, 38–40. [\[CrossRef\]](http://dx.doi.org/10.1049/el.2016.3799)
- <span id="page-12-5"></span>10. Wu, Q.; Quach, T.K.; Mattamana, A.; Elabd, S.; Orlando, P.L.; Dooley, S.R.; McCue, J.J.; Creech, G.L.; Khalil, W. Frequency tuning range extension in LC-VCOs using negative-capacitance circuits. *IEEE Trans. Circuits Syst. Express Briefs* **2013**, *60*, 182–186. [\[CrossRef\]](http://dx.doi.org/10.1109/TCSII.2013.2251939)
- <span id="page-12-6"></span>11. Mazzanti, A.; Uggetti, P.; Svelto, F. Analysis and design of injection-locked LC dividers for quadrature generation. *IEEE J. Solid-State Circuits* **2004**, *39*, 1425–1433. [\[CrossRef\]](http://dx.doi.org/10.1109/JSSC.2004.831596)
- <span id="page-12-7"></span>12. Crols, J.; Steyaert, M.S.J. A single-chip 900 MHz CMOS receiver front-end with a high performance low-if topology. *IEEE J. Solid-State Circuits* **1995**, *30*, 1483–1492. [\[CrossRef\]](http://dx.doi.org/10.1109/4.482196)
- <span id="page-12-8"></span>13. Törmänen, M.; Sjoland, H. A 24-ghz LC-QVCO in 130-nm CMOS using 4-bit switched tuning. In Proceedings of the 2008 IEEE Conference of International Conference on Microelectronics (ICM), Sharjah, UAE, 14–17 December 2008; pp. 421–424.
- <span id="page-12-9"></span>14. Andreani, P.; Xiaoyan, W. On the phase-noise and phase-error performances of multiphase LC CMOS VCOs. *IEEE J. Solid-State Circuits* **2004**, *39*, 1883–1893. [\[CrossRef\]](http://dx.doi.org/10.1109/JSSC.2004.835828)
- <span id="page-12-10"></span>15. Lee, S.Y.; Wang, L.H.; Lin, Y.H. A CMOS quadrature VCO with subharmonic and injection-locked techniques. *IEEE Trans. Circuits Syst. Express Briefs* **2010**, *57*, 843–847. [\[CrossRef\]](http://dx.doi.org/10.1109/TCSII.2010.2082990)
- <span id="page-12-11"></span>16. Hancock, T.M.; Rebeiz, G.M. A novel superharmonic coupling topology for quadrature oscillator design at 6 GHz. In Proceedings of the 2004 IEEE Conference of Radio Frequency Integrated Circuits (RFIC) Systems, Forth Worth, TX, USA, 6–8 June 2004; pp. 285–288.
- <span id="page-12-12"></span>17. Hye-Ryoung, K.; Choong-Yul, C.; Seung-Min, O.; Moon-Su, Y.; Sang-Gug, L. A very low-power quadrature VCO with back-gate coupling. *IEEE J. Solid-State Circuits* **2004**, *39*, 952–955. [\[CrossRef\]](http://dx.doi.org/10.1109/JSSC.2004.827798)
- <span id="page-13-0"></span>18. Yi, X.; Liang, Z.; Feng, G.; Boon, C.C.; Meng, F. A 93.4-to-104.8 GHz 57 mW fractional-N cascaded sub-sampling PLL with true in-phase injection-coupled QVCO in 65 nm CMOS. In Proceedings of the 2016 IEEE Conference of Radio Frequency Integrated Circuits Symposium (RFIC), San Francisco, CA, USA, 22–24 May 2016; pp. 122–125.
- <span id="page-13-1"></span>19. Yun, S.-J.; Yoon, D.-Y.; Lee, S.-G. A complementary-coupled CMOS LC quadrature oscillator. *IEICE Trans. Electron.* **2008**, *91*, 1806–1810. [\[CrossRef\]](http://dx.doi.org/10.1093/ietele/e91-c.11.1806)
- <span id="page-13-2"></span>20. Gierkink, S.L.J.; Levantino, S.; Frye, R.C.; Samori, C.; Boccuzzi, V. A low-phase-noise 5-GHz CMOS quadrature VCO using superharmonic coupling. *IEEE J. Solid-State Circuits* **2003**, *38*, 1148–1154. [\[CrossRef\]](http://dx.doi.org/10.1109/JSSC.2003.813297)
- <span id="page-13-3"></span>21. Xi, T.; Guo, S.; Gui, P.; Zhang, J.; Kenneth, K.O.; Fan, Y.; Huang, D.; Gu, R.; Morgan, M. Low-phase-noise 54 GHz quadrature VCO and 76GHz/90GHz VCOs in 65 nm CMOS process. In Proceedings of the 2014 IEEE Conference of Radio Frequency Integrated Circuits Symposium, Tampa, FL, USA, 1–3 June 2014; pp. 257–260.
- <span id="page-13-4"></span>22. Choul-Young, K.; Jaemo, Y.; Dong-Wook, K.; Songcheol, H. A *K*-band quadrature VCO based on asymmetric coupled transmission lines. In Proceedings of the 2008 IEEE Conference of MTT-S International Microwave Symposium Digest, Atlanta, GA, USA, 15–20 June 2008; pp. 363–366.
- <span id="page-13-5"></span>23. Mingquan, B.; Yinggang, L.; Jacobsson, H. A 25-GHz ultra-low phase noise lnGap/GaAs HBT VCO. *IEEE Microw. Wirel. Compon. Lett.* **2005**, *15*, 751–753. [\[CrossRef\]](http://dx.doi.org/10.1109/LMWC.2005.858983)
- <span id="page-13-6"></span>24. Shin, H.; Kim, J. A 17-GHz Push-Push VCO based on output extraction from a capacitive common node in GaInp/GaAs HBT technology. *IEEE Trans. Microw. Theory Tech.* **2006**, *54*, 3857–3863. [\[CrossRef\]](http://dx.doi.org/10.1109/TMTT.2006.885080)
- <span id="page-13-7"></span>25. Chang, H.Y.; Lin, C.H.; Liu, Y.C.; Yeh, Y.L.; Chen, K.; Wu, S.H. 65-nm CMOS dual-gate device for ka-band broadband low-noise amplifier and high-accuracy quadrature voltage-controlled oscillator. *IEEE Trans. Microw. Theory Tech.* **2013**, *61*, 2402–2413. [\[CrossRef\]](http://dx.doi.org/10.1109/TMTT.2013.2259256)
- <span id="page-13-8"></span>26. Tormanen, M.; Sjoland, H. A 26-GHz LC-QVCO in 0.13-µm CMOS. In Proceedings of the 2007 IEEE Conference of Asia Pasific Microwave Conference (APMC), Bangkok, Thailand, 11–14 December 2007; pp. 1–4.
- <span id="page-13-9"></span>27. Mazzanti, A.; Andreani, P. Class-C harmonic CMOS VCOs, with a general result on phase noise. *IEEE J. Solid-State Circuits* **2008**, *43*, 2716–2729. [\[CrossRef\]](http://dx.doi.org/10.1109/JSSC.2008.2004867)
- <span id="page-13-10"></span>28. Fanori, L.; Andreani, P. Highly efficient class-C CMOS VCOs, including a comparison with class-B VCOs. *IEEE J. Solid-State Circuits* **2013**, *48*, 1730–1740. [\[CrossRef\]](http://dx.doi.org/10.1109/JSSC.2013.2253402)
- <span id="page-13-11"></span>29. Fard, A.; Andreani, P. An analysis of 1/f2 phase noise in bipolar colpitts oscillators (with a digression on bipolar differential-Pair oscillators). *IEEE J. Solid-State Circuits* **2007**, *42*, 374–384. [\[CrossRef\]](http://dx.doi.org/10.1109/JSSC.2006.889388)
- <span id="page-13-12"></span>30. Boscolo, F.; Padovan, F.; Quadrelli, F.; Tiebout, M.; Neviani, A.; Bevilacqua, A. A 21GHz 20.5%-tuning range colpitts VCO with -119 dBc/Hz phase noise at 1MHz offset. In Proceedings of the 2017 43rd IEEE European Solid State Circuits Conference (ESSCIRC), Leuven, Belgium, 11–14 September 2017; pp. 91–94.
- <span id="page-13-13"></span>31. Yamashita, F.; Matsuoka, T.; Kihara, T.; Takobe, I.; Park, H.-J.; Taniguchi, K. Analytical design of a 0.5V 5GHz CMOS LC-VCO. *IEICE Electron. Express* **2009**, *6*, 1025–1031. [\[CrossRef\]](http://dx.doi.org/10.1587/elex.6.1025)
- <span id="page-13-14"></span>32. Razavi, B.; Behzad, R. *RF Microelectronics*, 2nd ed.; Prentice Hall Press: New York, NY, USA, 2011.
- <span id="page-13-15"></span>33. Andreani, P.; Mattisson, S. On the Use of MOS Varactors in RF VCO's. *IEEE J. Solid-State Circuits* **2000**, *35*, 905–910. [\[CrossRef\]](http://dx.doi.org/10.1109/4.845194)
- <span id="page-13-16"></span>34. Fox-Turnbull, W.H. *Design and Technology Support Education*; GlobalFoundries: Santa Clara, CA, USA, 2016.
- <span id="page-13-17"></span>35. Kamata, T.; Matsuoka, T.; Taniguchi, K. RF Front-end Design for CMOS Terrestrial Wideband TV Tuner IC. *IEEE Trans. Consum. Electron.* **2010**, *56*, 1340–1348. [\[CrossRef\]](http://dx.doi.org/10.1109/TCE.2010.5606268)
- <span id="page-13-18"></span>36. Changhua, C.; Kenneth, K.O. Millimeter-wave voltage-controlled oscillators in 0.13 µm CMOS technology. *IEEE J. Solid-State Circuits* **2006**, *41*, 1297–1304.



© 2018 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license [\(http://creativecommons.org/licenses/by/4.0/\)](http://creativecommons.org/licenses/by/4.0/.).