Q-Function-Based Traffic- and Thermal-Aware Adaptive Routing for 3D Network-on-Chip
Abstract
:1. Introduction
2. Related Work
2.1. Routing Algorithms Using Runtime Thermal Management (RTM) in a 3D Network-on-Chip (NoC)
2.1.1. Routing Algorithms Using Proactive RTM in a 3D NoC
2.1.2. Routing Algorithms Using Reactive RTM in a 3D NoC
2.2. Q-Learning-Based Routing Algorithm
3. Q-Function-Based Traffic- and Thermal-Aware Adaptive Routing (QTTAR)
- Step 1. Obtaining a high level of routable path diversity—we divide the routing process into intra- and inter-layers to prevent deadlock generation between the vertical and horizontal directions and to create a candidate group of directions for a packet to proceed, based on information regarding the throttling node;
- Step 2. Q-function-based routable direction selection strategy—we check the buffer status of each node and score traffic information for each direction. Next, each node updates the Q-table after learning the state of network congestion and, based on the updated information, routes the packet to a non-congested direction among the candidate groups created in the preceding step.
3.1. Obtaining a High Level of Routable Path Diversity (Step 1)
3.2. Q-Function-Based Routable Direction Selection Strategy (Step 2)
Algorithm 1 Updating Q-table. |
|
4. Simulation Results
4.1. Performance
4.2. Traffic Load Distributions
4.3. Temperature Distributions for Traffic Patterns
5. Conclusions
Author Contributions
Funding
Conflicts of Interest
References
- Li, C.-L.; Yoo, J.-C.; Han, T.H. Energy-efficient custom topology-based dynamic voltage-frequency island-enabled network-on-chip design. J. Semicond. Technol. Sci. 2018, 18, 352–359. [Google Scholar] [CrossRef]
- Fang, J.; Zong, H.; Zhao, H.; Cai, H. Intelligent mapping method for power consumption and delay optimization based on heterogeneous NoC platform. Electronics 2019, 8, 912. [Google Scholar] [CrossRef] [Green Version]
- Lee, Y.S.; Kim, S.; Han, T.H. Aging-resilient topology synthesis of heterogeneous manycore network-on-chip using genetic algorithm with flexible number of routers. Electronics 2019, 8, 1458. [Google Scholar] [CrossRef] [Green Version]
- Taheri, E.; Mohammadi, K.; Patooghy, A. On–off: A reactive routing algorithm for dynamic thermal management in 3d NoCs. IET Comput. Digit. Tech. 2018, 13, 11–19. [Google Scholar] [CrossRef]
- Chao, C.-H.; Chen, K.-C.; Yin, T.-C.; Lin, S.-Y.; Wu, A.-Y. Transport-layer-assisted routing for runtime thermal management of 3D NoC systems. ACM Trans. Embed. Comput. Syst. 2013, 13, 1–22. [Google Scholar] [CrossRef]
- Chen, K.-C.; Kuo, C.-C.; Hung, H.-S.; Wu, A.-Y.A. Traffic-and thermal-aware adaptive beltway routing for three dimensional network-on-chip systems. In Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), Beijing, China, 19–23 May 2013; pp. 1660–1663. [Google Scholar]
- WeldeZion, A.Y.; Ebrahimi, M.; Daneshtalab, M.; Tenhunen, H. Automated power and latency management in heterogeneous 3d nocs. In Proceedings of the 8th International Workshop on Network on Chip Architectures, Waikiki, HI, USA, 5 December 2015; pp. 33–38. [Google Scholar]
- Jiang, X.; Lei, X.; Zeng, L.; Watanabe, T. Fully adaptive thermal-aware routing for runtime thermal management of 3D network-on-chip. In Proceedings of the International MultiConference of Engineers and Computer Scientists, Hong Kong, China, 16–18 March 2016. [Google Scholar]
- Lee, Y.-S.; Hsin, H.-K.; Chen, K.-C.; Chang, E.-J.; Wu, A.-Y.A. Thermal-aware dynamic buffer allocation for proactive routing algorithm on 3D network-on-chip systems. In Proceedings of the Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test, Hsinchu, Taiwan, 28–30 April 2014; pp. 1–4. [Google Scholar]
- Gagliano, S.; Cairone, F.; Amenta, A.; Bucolo, M. A real time feed forward control of slug flow in microchannels. Energies 2019, 12, 2556. [Google Scholar] [CrossRef] [Green Version]
- Salamat, R.; Khayambashi, M.; Ebrahimi, M.; Bagherzadeh, N. LEAD: An adaptive 3D-NoC routing algorithm with queuing-theory based analytical verification. IEEE Trans. Comput. 2018, 67, 1153–1166. [Google Scholar] [CrossRef]
- Seiculescu, C.; Murali, S.; Benini, L.; De Micheli, G. SunFloor 3D: A tool for networks on chip topology synthesis for 3-D systems on chips. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2010, 29, 1987–2000. [Google Scholar] [CrossRef] [Green Version]
- Charif, A.; Coelho, A.; Ebrahimi, M.; Bagherzadeh, N.; Zergainoh, N.-E. First-last: A cost-effective adaptive routing solution for tsv-based three-dimensional networks-on-chip. IEEE Trans. Comput. 2018, 67, 1430–1444. [Google Scholar] [CrossRef]
- Zou, T.; Zhang, C.; Peng, X.; Peng, Y. An inter-layer-distance based routing algorithm for 3D network-on-chip. In Proceedings of the CCF National Conference on Computer Engineering and Technology, Yinchuan, China, 15–17 August 2018; pp. 26–37. [Google Scholar]
- Taheri, E.; Patooghy, A.; Mohammadi, K. Cool elevator: A thermal-aware routing algorithm for partially connected 3d nocs. In Proceedings of the 2016 6th International Conference on Computer and Knowledge Engineering (ICCKE), Mashhad, Iran, 20 October 2016; pp. 111–116. [Google Scholar]
- Kuo, C.-C.; Chen, K.-C.; Chang, E.-J.; Wu, A.-Y. Proactive thermal-budget-based beltway routing algorithm for thermal-aware 3D NoC systems. In Proceedings of the 2013 International Symposium on System on Chip (SoC), Tampere, Finland, 23–24 October 2013; pp. 1–4. [Google Scholar]
- Chen, K.-C.; Lin, S.-Y.; Hung, H.-S.; Wu, A.-Y.A. Topology-aware adaptive routing for nonstationary irregular mesh in throttled 3D NoC systems. IEEE Trans. Parallel Distrib. Syst. 2012, 24, 2109–2120. [Google Scholar] [CrossRef]
- Chen, K.-C.J.; Chao, C.-H.; Wu, A.-Y.A. Thermal-aware 3D network-on-chip (3D NoC) designs: Routing algorithms and thermal managements. IEEE Circuits Syst. Mag. 2015, 15, 45–69. [Google Scholar]
- Boyan, J.A.; Littman, M.L. Packet routing in dynamically changing networks: A reinforcement learning approach. In Proceedings of the Advances in Neural Information Processing Systems, Denver, CO, USA, 29 November–2 December 1993; pp. 671–678. [Google Scholar]
- Wang, K.; Louri, A.; Karanth, A.; Bunescu, R. High-performance, energy-efficient, fault-tolerant network-on-chip design using reinforcement learnin. In Proceedings of the 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy, 25–29 March 2019; pp. 1166–1171. [Google Scholar]
- Xiang, Y.; Meng, J.; Ma, D. A Q-routing based self-regulated routing scheme for network-on-chip. In Proceedings of the 2017 IEEE 9th International Conference on Communication Software and Networks (ICCSN), Guangzhou, China, 6–8 May 2017; pp. 177–181. [Google Scholar]
- Farahnakian, F.; Ebrahimi, M.; Daneshtalab, M.; Plosila, J.; Liljeberg, P. Optimized Q-learning model for distributing traffic in on-chip networks. In Proceedings of the 2012 IEEE 3rd International Conference on Networked Embedded Systems for Every Application (NESEA), Liverpool, UK, 13–14 December 2012; pp. 1–8. [Google Scholar]
- Farahnakian, F.; Ebrahimi, M.; Daneshtalab, M.; Liljeberg, P.; Plosila, J. Q-learning based congestion-aware routing algorithm for on-chip network. In Proceedings of the 2011 IEEE 2nd International Conference on Networked Embedded Systems for Enterprise Applications, Fremantle, WA, Australia, 8–9 December 2011; pp. 1–7. [Google Scholar]
- Ascia, G.; Catania, V.; Palesi, M.; Patti, D. Neighbors-on-path: A new selection strategy for on-chip networks. In Proceedings of the 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia, Seoul, South Korea, 26–27 October 2006; pp. 79–84. [Google Scholar]
- Gratz, P.; Grot, B.; Keckler, S.W. Regional congestion awareness for load balance in networks-on-chip. In Proceedings of the 2008 IEEE 14th International Symposium on High Performance Computer Architecture, Salt Lake City, UT, USA, 16–20 February 2008; pp. 203–214. [Google Scholar]
- Chiu, G.-M. The odd-even turn model for adaptive routing. IEEE Trans. Parallel Distrib. Syst. 2000, 11, 729–738. [Google Scholar] [CrossRef] [Green Version]
- Jheng, K.-Y.; Chao, C.-H.; Wang, H.-Y.; Wu, A.-Y. Traffic-thermal mutual-coupling co-simulation platform for three-dimensional network-on-chip. In Proceedings of the 2010 International Symposium on VLSI Design, Automation and Test, Hsin Chu, Taiwan, 26–29 April 2010; pp. 135–138. [Google Scholar]
- Catania, V.; Mineo, A.; Monteleone, S.; Palesi, M.; Patti, D. Noxim: An open, extensible and cycle-accurate network on chip simulator. In Proceedings of the 2015 IEEE 26th International Conference on Application-Specific Systems, Architectures and Processors (ASAP), Toronto, ON, Canada, 27–29 July 2015; pp. 162–163. [Google Scholar]
- Huang, W.; Ghosh, S.; Velusamy, S.; Sankaranarayanan, K.; Skadron, K.; Stan, M.R. HotSpot: A compact thermal modeling methodology for early-stage VLSI design. IEEE Trans. Very Large Scale Integr. Syst. 2006, 14, 501–513. [Google Scholar] [CrossRef]
Proactive RTM | Reactive RTM | |
---|---|---|
Method | Predictive manner, precaution | Post-operation, blocking |
Pros | Preventing throttled nodes in advance | Concentrating on performance without thermal pre-consideration |
Cons | Computation overhead for prediction | Cannot prevent throttled nodes in advance |
Related works | PTDBA [9], Cool-elevator [15], PTB3R [16] | TLAR [5], TAAR [17], TTABR [6] |
Detailed operation [18] |
Range | Value |
---|---|
Parameter | Value |
---|---|
Packet size | 8 flits |
Buffer size | 16 flits |
Simulation time | cycles |
Warm-up time | 4000 cycles |
Mesh size | 8 × 8 × 4 |
Throttling scheme | vertical throttling |
Traffic pattern | random, transpose-1, shuffle, bit-reversal |
Temperature threshold | 98 °C |
Initial temperature | 80 °C |
Random | ||||||
Traffic load distribution | Temperature distribution | |||||
Algorithms | TTABR | TAAR | QTTAR | TTABR | TAAR | QTTAR |
Avg. | 678,252 | 646,493 | 683,231 | 93.41 | 92.92 | 93.19 |
Stdv. | 172,380 | 216,223 | 217,058 | 3.10 | 3.39 | 3.26 |
Inter-layer Stdv. | 108,680 | 92,388 | 88,832 | 0.98 | 0.83 | 0.36 |
Transpose-1 | ||||||
Traffic load distribution | Temperature distribution | |||||
Algorithms | TTABR | TAAR | QTTAR | TTABR | TAAR | QTTAR |
Avg. | 544,676 | 608,262 | 609,948 | 90.86 | 91.46 | 91.99 |
Stdv. | 219,945 | 216,159 | 201,076 | 2.90 | 3.23 | 3.25 |
Inter-layer Stdv. | 143,969 | 124,835 | 96,728 | 1.01 | 0.82 | 0.24 |
Shuffle | ||||||
Traffic load distribution | Temperature distribution | |||||
Algorithms | TTABR | TAAR | QTTAR | TTABR | TAAR | QTTAR |
Avg. | 461,710 | 488,110 | 563,517 | 90.66 | 90.91 | 91.80 |
Stdv. | 171,942 | 200,824 | 179,000 | 2.86 | 3.09 | 3.22 |
Inter-layer Stdv. | 38,188 | 49,838 | 45,813 | 0.35 | 0.30 | 0.38 |
Bit-reversal | ||||||
Traffic load distribution | Temperature distribution | |||||
Algorithms | TTABR | TAAR | QTTAR | TTABR | TAAR | QTTAR |
Avg. | 285,068 | 249,169 | 276,730 | 88.40 | 87.92 | 88.25 |
Stdv. | 159,237 | 174,110 | 144,133 | 1.98 | 2.02 | 2.07 |
Inter-layer Stdv. | 45,284 | 40,791 | 14,320 | 0.28 | 0.22 | 0.23 |
© 2020 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).
Share and Cite
Lee, S.C.; Han, T.H. Q-Function-Based Traffic- and Thermal-Aware Adaptive Routing for 3D Network-on-Chip. Electronics 2020, 9, 392. https://doi.org/10.3390/electronics9030392
Lee SC, Han TH. Q-Function-Based Traffic- and Thermal-Aware Adaptive Routing for 3D Network-on-Chip. Electronics. 2020; 9(3):392. https://doi.org/10.3390/electronics9030392
Chicago/Turabian StyleLee, Seung Chan, and Tae Hee Han. 2020. "Q-Function-Based Traffic- and Thermal-Aware Adaptive Routing for 3D Network-on-Chip" Electronics 9, no. 3: 392. https://doi.org/10.3390/electronics9030392
APA StyleLee, S. C., & Han, T. H. (2020). Q-Function-Based Traffic- and Thermal-Aware Adaptive Routing for 3D Network-on-Chip. Electronics, 9(3), 392. https://doi.org/10.3390/electronics9030392