Deep Learning-Based Routing for Network-on-a-Chip (NoC): Opportunities, Challenges, and Solutions

A special issue of Electronics (ISSN 2079-9292). This special issue belongs to the section "Networks".

Deadline for manuscript submissions: closed (30 September 2021) | Viewed by 11425

Special Issue Editors

Special Issue Information

Dear Colleagues,

System-on-a-chip (SoC) technology incorporates all the required electronic circuits of numerous computer components onto a single integrated chip. An SoC usually contains various components such as an operating system, utility software applications, power management circuits, timing sources or oscillators, microprocessors, microcontrollers or digital signal processors, external interfaces (that is, USB, Ethernet, etc.), and RAM/ROM. However, SoC is facing scalability issues due to the increase in the number of on-chip resources as well as various communication requirements among these processing elements (PEs). Hence, the concept of network-on-a-chip (NoC) comes into play to overcome the scalability and latency issues of SoC. NoC is a concept in which a single silicon chip is used to implement the communication features of a large scale to a very large-scale integrated system. Its architecture comprises interconnected hybrid elements of SoC. NoC modeling and design has several tradeoff choices, like appropriate routing algorithm selection, topology design, application mapping to underlying network architecture, communication infrastructure, and router design.

An appropriate routing algorithm selection is very critical for the power requirements, as well as area and latency of the network. Routing algorithms that follow a predetermined path to reach the destination are classified as deterministic routing algorithms. Adaptive routing algorithms are capable to handle irregularities in path availability. A major problem in NoC is the reliability of the routers due to increased physical defects raised after the post-manufacturing process. This challenge of dealing with fault tolerance has become very important. These faults may be permanent in nature that will stay for a long time or they may be transient in nature because of radiations and external electrical fluctuations. The presence of faulty routs can lead to an unreliable NoC architecture. Therefore, fault-tolerant routing schemes are required to deal with such permanent or transient faults. The current state-of-the-art fault-tolerant routing algorithms have issues such as greater latency, lesser throughput, congestion/busy unawareness, hotspot unawareness, and less consideration on the simplex links in the bidirectional channels. They consider either faulty nodes or faulty duplex channels as a route metric. Therefore, to address such problems and challenges, this area requires more attention from researchers.

The ability of NoC to communicate effectively and reliably depends profoundly on the underlying NoC network topology. NoC network topology eventually affects the network throughput, latency, covered area, power requirement, and fault tolerance. Moreover, topology selection also plays a vital role in the routing algorithm design and implementation. However, there is still no theoretical solution to determine and implement an optimal NoC network topology for a given application. Hence, efficient topologies that trade off optimally between the implementation at the hardware level and the system performance require profound attention from researchers. In NoC architectures, a list of concurrent tasks is scheduled and mapped to a set of selected IP addresses. It is very important for the application mapping to find out how to topologically map the selected IP addresses on the NoC network such that certain metrics of interests can be satisfied.

Recently, artificial intelligence, thriving thanks to the advancements in deep learning (DL), has proven to be very valuable in a wide range of diverse applications. One of the key applications of future NoC architectures is the design and implementation of intelligent routing protocols for NoC networks. As mentioned earlier, the challenges and issues faced by the design and implementation of routing protocols in NoC architectures lead many researchers and practitioners to explore the application of DL techniques to make routing in the NoC architectures intelligent, reliable, and optimally performing.

Therefore, in this Special Issue (SI), we aim to bring together leading as well as academic and industrial researchers to explore the opportunities of DL for routing in NoC and to focus its impact on the solutions of the aforementioned challenges and propose feasible solutions. We encourage papers covering various topics of interest that include but are not limited to the following list:

  • DL-based architectures/frameworks for NoC systems;
  • DL-based technologies (routers/PEs) for routing protocols in NoC systems;
  • DL-based routing services for specific applications of NoC systems (Multicast, unicast, etc.);
  • DL-based network topology design for NoC architectures;
  • DL-based routing protocols for NoC systems;
  • DL-based energy efficient routing protocols for NoC systems;
  • DL-based mapping algorithms for NoC systems;
  • DL-based network floorplanning algorithms for NoC systems;
  • DL-based wireless NoC (WNoC) architectures/frameworks (partially/fully wireless network);
  • DL-based errors of fault handling/correction mechanisms in NoC

Papers must be tailored to the problems related to NoC systems and explicitly consider DL-based routing for NoC technologies. The scope of the SI is not limited to the abovementioned topics. However, the editors maintain the right to reject papers they deem to be out of the scope of this SI. Only original, unpublished contributions and invited articles will be considered for the issue. The papers should be formatted according to the Electronics guidelines (https://www.mdpi.com/journal/electronics/instructions). Authors should submit according to the submission guidelines (https://susy.mdpi.com/).

Prof. Dr. Sung Won Kim
Dr. Rashid Ali
Guest Editors

Manuscript Submission Information

Manuscripts should be submitted online at www.mdpi.com by registering and logging in to this website. Once you are registered, click here to go to the submission form. Manuscripts can be submitted until the deadline. All submissions that pass pre-check are peer-reviewed. Accepted papers will be published continuously in the journal (as soon as accepted) and will be listed together on the special issue website. Research articles, review articles as well as short communications are invited. For planned papers, a title and short abstract (about 100 words) can be sent to the Editorial Office for announcement on this website.

Submitted manuscripts should not have been published previously, nor be under consideration for publication elsewhere (except conference proceedings papers). All manuscripts are thoroughly refereed through a single-blind peer-review process. A guide for authors and other relevant information for submission of manuscripts is available on the Instructions for Authors page. Electronics is an international peer-reviewed open access semimonthly journal published by MDPI.

Please visit the Instructions for Authors page before submitting a manuscript. The Article Processing Charge (APC) for publication in this open access journal is 2400 CHF (Swiss Francs). Submitted papers should be well formatted and use good English. Authors may use MDPI's English editing service prior to publication or during author revisions.

Keywords

  • network on a chip
  • deep learning
  • complex networks
  • network routing

Benefits of Publishing in a Special Issue

  • Ease of navigation: Grouping papers by topic helps scholars navigate broad scope journals more efficiently.
  • Greater discoverability: Special Issues support the reach and impact of scientific research. Articles in Special Issues are more discoverable and cited more frequently.
  • Expansion of research network: Special Issues facilitate connections among authors, fostering scientific collaborations.
  • External promotion: Articles in Special Issues are often promoted through the journal's social media, increasing their visibility.
  • e-Book format: Special Issues with more than 10 articles can be published as dedicated e-books, ensuring wide and rapid dissemination.

Further information on MDPI's Special Issue polices can be found here.

Published Papers (2 papers)

Order results
Result details
Select all
Export citation of selected articles as:

Research

17 pages, 4891 KiB  
Article
A Network Adaptive Fault-Tolerant Routing Algorithm for Demanding Latency and Throughput Applications of Network-on-a-Chip Designs
by Zulqar Nain, Rashid Ali, Sheraz Anjum, Muhammad Khalil Afzal and Sung Won Kim
Electronics 2020, 9(7), 1076; https://doi.org/10.3390/electronics9071076 - 1 Jul 2020
Cited by 14 | Viewed by 4161
Abstract
Scalability is a significant issue in system-on-a-chip architectures because of the rapid increase in numerous on-chip resources. Moreover, hybrid processing elements demand diverse communication requirements, which system-on-a-chip architectures are unable to handle gracefully. Network-on-a-chip architectures have been proposed to address the scalability, contention, [...] Read more.
Scalability is a significant issue in system-on-a-chip architectures because of the rapid increase in numerous on-chip resources. Moreover, hybrid processing elements demand diverse communication requirements, which system-on-a-chip architectures are unable to handle gracefully. Network-on-a-chip architectures have been proposed to address the scalability, contention, reusability, and congestion-related problems of current system-on-a-chip architectures. The reliability appears to be a challenging aspect of network-on-a-chip architectures because of the physical faults introduced in post-manufacturing processes. Therefore, to overcome such failures in network-on-a-chip architectures, fault-tolerant routing is critical. In this article, a network adaptive fault-tolerant routing algorithm is proposed, where the proposed algorithm enhances an efficient dynamic and adaptive routing algorithm. The proposed algorithm avoids livelocks because of its ability to select an alternate outport. It also manages to bypass congested regions of the network and balances the traffic load between outports that have an equal number of hop counts to its destination. Simulation results verified that in a fault-free scenario, the proposed solution outperformed a fault-tolerant XY by achieving a lower latency. At the same time, it attained a higher flit delivery ratio compared to the efficient dynamic and adaptive routing algorithm. Meanwhile, in the situation of a faulty network, the proposed algorithm could reach a higher flit delivery ratio of up to 18% while still consuming less power compared to the efficient dynamic and adaptive routing algorithm. Full article
Show Figures

Figure 1

22 pages, 2252 KiB  
Article
NoCGuard: A Reliable Network-on-Chip Router Architecture
by Muhammad Akmal Shafique, Naveed Khan Baloch, Muhammad Iram Baig, Fawad Hussain, Yousaf Bin Zikria and Sung Won Kim
Electronics 2020, 9(2), 342; https://doi.org/10.3390/electronics9020342 - 17 Feb 2020
Cited by 12 | Viewed by 5068
Abstract
Aggressive scaling in deep nanometer technology enables chip multiprocessor design facilitated by the communication-centric architecture provided by Network-on-Chip (NoC). At the same time, it brings considerable challenges in reliability because a fault in the network architecture severely impacts the performance of a system. [...] Read more.
Aggressive scaling in deep nanometer technology enables chip multiprocessor design facilitated by the communication-centric architecture provided by Network-on-Chip (NoC). At the same time, it brings considerable challenges in reliability because a fault in the network architecture severely impacts the performance of a system. To deal with these reliability challenges, this research proposed NoCGuard, a reconfigurable architecture designed to tolerate multiple permanent faults in each pipeline stage of the generic router. NoCGuard router architecture uses four highly reliable and low-cost fault-tolerant strategies. We exploited resource borrowing and double routing strategy for the routing computation stage, default winner strategy for the virtual channel allocation stage, runtime arbiter selection and default winner strategy for the switch allocation stage and multiple secondary bypass paths strategy for the crossbar stage. Unlike existing reliable router architectures, our architecture features less redundancy, more fault tolerance, and high reliability. Reliability comparison using Mean Time to Failure (MTTF) metric shows 5.53-time improvement in a lifetime and using Silicon Protection Factor (SPF), 22-time improvement, which is better than state-of-the-art reliable router architectures. Synthesis results using 15 nm and 45 nm technology library show that additional circuitry incurs an area overhead of 28.7% and 28% respectively. Latency analysis using synthetic, PARSEC and SPLASH-2 traffic shows minor increase in performance by 3.41%, 12% and 15% respectively while providing high reliability. Full article
Show Figures

Figure 1

Back to TopTop