Emerging Network-on-Chips (NoC) Architectures

A special issue of Micromachines (ISSN 2072-666X). This special issue belongs to the section "E:Engineering and Technology".

Deadline for manuscript submissions: closed (1 November 2021) | Viewed by 8152

Special Issue Editor


E-Mail Website
Guest Editor
Department of Computer Science, University of Central Arkansas, Conway, AR 72035, USA
Interests: hardware design for security and reliability; network-on-chip; machine learning at the edge; IoT

Special Issue Information

Dear Colleagues,

With an increasing number of IP cores in Multi-Processor System-on-Chips (MPSoCs) and many-core Chip Multi-Processors (CMPs), there exists a need for high-performance, trustable, and low-power intra-chip communication infrastructure. Network-on-Chips (NoCs) have been widely used as an efficient communication architecture for many core systems. Emerging NoC architectures take advantage of 3D integrations, photonic channels as well as wireless communications to boost the energy efficiency of traditional wired NoCs. In 3D NoCs, frequently communicating cores can be stacked in different layers of a 3D chip to shorten interconnects and, in turn, improve the chip power consumption and delay. Wireless NoCs, on the other hand, facilitate one-to-many information scatters that may take thousands of cycles in a wired NoC. And, photonic NoCs use silicon photonic interconnects with the aim of increasing the communication bandwidth while lowering dynamic power consumption. However, the security and reliability aspects of these emerging NoC architectures are not fully explored and need more investigations. As an instant, the topological irregularity of 3D and wireless NoCs opens new doors for benign or malicious thermal/traffic threats.

This Special Issue aims to attract cutting-edge research contributions of the field of emerging NoC-architectures for the design of modern MPSoCs. Original research papers in the field NoCs addressing the following topics and other related topics are encouraged for submission: emerging NoC architecture and implementation, addressing power/thermal issues in emerging NoCs, security and reliability issues of NoC architectures, application of machine learning for analysis, optimization, and verification of emerging NoC architectures, and NoC design for deep learning.

Dr. Ahmad Patooghy
Guest Editor

Manuscript Submission Information

Manuscripts should be submitted online at www.mdpi.com by registering and logging in to this website. Once you are registered, click here to go to the submission form. Manuscripts can be submitted until the deadline. All submissions that pass pre-check are peer-reviewed. Accepted papers will be published continuously in the journal (as soon as accepted) and will be listed together on the special issue website. Research articles, review articles as well as short communications are invited. For planned papers, a title and short abstract (about 100 words) can be sent to the Editorial Office for announcement on this website.

Submitted manuscripts should not have been published previously, nor be under consideration for publication elsewhere (except conference proceedings papers). All manuscripts are thoroughly refereed through a single-blind peer-review process. A guide for authors and other relevant information for submission of manuscripts is available on the Instructions for Authors page. Micromachines is an international peer-reviewed open access monthly journal published by MDPI.

Please visit the Instructions for Authors page before submitting a manuscript. The Article Processing Charge (APC) for publication in this open access journal is 2600 CHF (Swiss Francs). Submitted papers should be well formatted and use good English. Authors may use MDPI's English editing service prior to publication or during author revisions.

Keywords

  • 3D integration
  • network-on-chip
  • 3D network-on-chip
  • wireless network-on-chip
  • photonic network-on-chip
  • multiprocessor system-on-chips

Benefits of Publishing in a Special Issue

  • Ease of navigation: Grouping papers by topic helps scholars navigate broad scope journals more efficiently.
  • Greater discoverability: Special Issues support the reach and impact of scientific research. Articles in Special Issues are more discoverable and cited more frequently.
  • Expansion of research network: Special Issues facilitate connections among authors, fostering scientific collaborations.
  • External promotion: Articles in Special Issues are often promoted through the journal's social media, increasing their visibility.
  • e-Book format: Special Issues with more than 10 articles can be published as dedicated e-books, ensuring wide and rapid dissemination.

Further information on MDPI's Special Issue polices can be found here.

Published Papers (3 papers)

Order results
Result details
Select all
Export citation of selected articles as:

Research

23 pages, 6783 KiB  
Article
Novel Bi-UWB on-Chip Antenna for Wireless NoC
by Hafedh Ibrahim Gaha and Moez Balti
Micromachines 2022, 13(2), 231; https://doi.org/10.3390/mi13020231 - 30 Jan 2022
Cited by 4 | Viewed by 2825
Abstract
Communication between on-chip cores is a challenging issue for high-performance network-on-chip (NoC) design. Wireless NoC (WiNoC) represents an alternative design for planar wired interconnects, aiming to reduce latency and improve bandwidth. In this paper, a novel on-chip fractal antenna is designed and characterized. [...] Read more.
Communication between on-chip cores is a challenging issue for high-performance network-on-chip (NoC) design. Wireless NoC (WiNoC) represents an alternative design for planar wired interconnects, aiming to reduce latency and improve bandwidth. In this paper, a novel on-chip fractal antenna is designed and characterized. In order to disseminate interference affecting NoC performance in order to enhance on-chip quality of service (QoS), a set of exclusive sub-channels are assigned to each antenna. The proposed antenna has two wide bands (bi-WB)—B1 and B2, of (63–78) GHz and (101–157) GHz, respectively. The multi-band antenna allows different channel allocations for on-chip core communications. This WiNoC design exhibits improved performance, due to its enhanced antenna bandwidth and the benefit provided by the developed algorithm that can scan and compare to assign the best (upload or download) sub-channels to each antenna. Full article
(This article belongs to the Special Issue Emerging Network-on-Chips (NoC) Architectures)
Show Figures

Graphical abstract

19 pages, 4224 KiB  
Article
3D NoC Low-Power Mapping Optimization Based on Improved Genetic Algorithm
by Yu Gan, Hong Guo and Ziheng Zhou
Micromachines 2021, 12(10), 1217; https://doi.org/10.3390/mi12101217 - 6 Oct 2021
Cited by 6 | Viewed by 2303
Abstract
Power optimization is an important part of network-on-chip(NoC) design. This paper proposes an improved algorithm based on genetic algorithm on how to properly map IP (Intellectual Property) cores to 3D NoC. First, in view of the randomness of the traditional genetic algorithm in [...] Read more.
Power optimization is an important part of network-on-chip(NoC) design. This paper proposes an improved algorithm based on genetic algorithm on how to properly map IP (Intellectual Property) cores to 3D NoC. First, in view of the randomness of the traditional genetic algorithm in individual selection, an improved greedy algorithm is used in the initial population generation stage to make the generated individuals reach the optimal. Secondly, in view of the weak local optimization ability of the traditional genetic algorithm and prone to premature problems, the simulated annealing algorithm is added in the crossover operation stage to make the offspring reach the global optimum. The experimental results show that compared with the traditional genetic algorithm, the algorithm has better convergence and low power consumption performance, which can quickly search for a better solution, in the case of a large number of cores (124 IP cores), the average power consumption can be reduced by 42.2%. Full article
(This article belongs to the Special Issue Emerging Network-on-Chips (NoC) Architectures)
Show Figures

Figure 1

13 pages, 1138 KiB  
Article
Network-on-Chip Irregular Topology Optimization for Real-Time and Non-Real-Time Applications
by Samuel da Silva Oliveira, Bruno Motta de Carvalho and Márcio Eduardo Kreutz
Micromachines 2021, 12(10), 1196; https://doi.org/10.3390/mi12101196 - 30 Sep 2021
Cited by 3 | Viewed by 1729
Abstract
Network-on-Chip is a good approach to working on intra-chip communication. Networks with irregular topologies may be better suited for specific applications because of their architectural nature. A good design space exploration can help the design of the network to obtain more optimized topologies. [...] Read more.
Network-on-Chip is a good approach to working on intra-chip communication. Networks with irregular topologies may be better suited for specific applications because of their architectural nature. A good design space exploration can help the design of the network to obtain more optimized topologies. This paper proposes a way of optimizing networks with irregular topologies through the use of a genetic algorithm. The network proposed here has heterogeneous routers that aim to optimize the network and support applications with real-time tasks. The goal is to find networks that are optimized for average latency and percentage of real-time packets delivered within the deadline. The results show that we have been able to find networks that can deliver all the real-time packets, obtain acceptable latency values, and shrink the chip area. Full article
(This article belongs to the Special Issue Emerging Network-on-Chips (NoC) Architectures)
Show Figures

Figure 1

Back to TopTop